



# 0.05 $\mu$ V/ $^{\circ}$ C max, SINGLE-SUPPLY CMOS OPERATIONAL AMPLIFIERS Zero-Drift Series

## FEATURES

- LOW OFFSET VOLTAGE: 5 $\mu$ V (max)
- ZERO DRIFT: 0.05 $\mu$ V/ $^{\circ}$ C max
- QUIESCENT CURRENT: 750 $\mu$ A (max)
- SINGLE-SUPPLY OPERATION
- LOW BIAS CURRENT: 200pA (max)
- SHUTDOWN
- *Micro*SIZE PACKAGES
- WIDE SUPPLY RANGE: 2.7V to 12V

## APPLICATIONS


- TRANSDUCER APPLICATIONS
- TEMPERATURE MEASUREMENTS
- ELECTRONIC SCALES
- MEDICAL INSTRUMENTATION
- BATTERY-POWERED INSTRUMENTS
- HANDHELD TEST EQUIPMENT

## DESCRIPTION

The OPA734 and OPA735 series of CMOS operational amplifiers use auto-zeroing techniques to simultaneously provide low offset voltage (5 $\mu$ V max) and near-zero drift over time and temperature. These miniature, high-precision, low quiescent current amplifiers offer high input impedance and rail-to-rail output swing within 50mV of the rails. Either single or bipolar supplies can be used in the range of +2.7V to +12V ( $\pm$ 1.35V to  $\pm$ 6V). They are optimized for low-voltage, single-supply operation.

The OPA734 family includes a shutdown mode. Under logic control, the amplifiers can be switched from normal operation to a standby current that is 9 $\mu$ A (max) and the output placed in a high-impedance state.

The single version is available in the *Micro*SIZE SOT23-5 (SOT23-6 for shutdown version) and the SO-8 packages. The dual version is available in the MSOP-8 and SO-8 packages (MSOP-10 only for the shutdown version). All versions are specified for operation from  $-40^{\circ}$ C to  $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

**ABSOLUTE MAXIMUM RATINGS(1)**

|   |                            |
|---|----------------------------|
| Supply Voltage  | +13.2V                     |
| Signal Input Terminals, Voltage <sup>(2)</sup>          | (V-) – 0.5V to (V+) + 0.5V |
| Current <sup>(2)</sup>                                  | ±10mA                      |
| Output Short Circuit <sup>(3)</sup>                     | Continuous                 |
| Operating Temperature                                   | –40°C to +150°C            |
| Storage Temperature                                     | –65°C to +150°C            |
| Junction Temperature                                    | +150°C                     |
| Lead Temperature (soldering, 10s)                       | +300°C                     |
| ESD Rating (Human Body Model), OPA734                   | 1000V                      |
| ESD Rating (Human Body Model), OPA735, OPA2734, OPA2735 | 2000V                      |



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.
- (3) Short-circuit to ground, one amplifier per package.

**PACKAGE/ORDERING INFORMATION(1)**

| PRODUCT                     | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|-----------------------------|--------------|--------------------|-----------------------------|-----------------|-----------------|---------------------------|
| <b>Shutdown Version</b>     |              |                    |                             |                 |                 |                           |
| OPA734                      | SOT23-6      | DBV                | –40°C to +85°C              | NSB             | OPA734AIDBVT    | Tape and Reel, 250        |
| "                           | "            | "                  | "                           | "               | OPA734AIDBVR    | Tape and Reel, 3000       |
| OPA734                      | SO-8         | D                  | –40°C to +85°C              | OPA734A         | OPA734AID       | Rails, 100                |
| "                           | "            | "                  | "                           | "               | OPA734AIDR      | Tape and Reel, 2500       |
| OPA2734                     | MSOP-10      | DGS                | –40°C to +85°C              | BGO             | OPA2734AIDGST   | Tape and Reel, 250        |
| "                           | "            | "                  | "                           | "               | OPA2734AIDGSR   | Tape and Reel, 2500       |
| <b>Non-Shutdown Version</b> |              |                    |                             |                 |                 |                           |
| OPA735                      | SOT23-5      | DBV                | –40°C to +85°C              | NSC             | OPA735AIDBVT    | Tape and Reel, 250        |
| "                           | "            | "                  | "                           | "               | OPA735AIDBVR    | Tape and Reel, 3000       |
| OPA735                      | SO-8         | D                  | –40°C to +85°C              | OPA735A         | OPA735AID       | Rails, 100                |
| "                           | "            | "                  | "                           | "               | OPA735AIDR      | Tape and Reel, 2500       |
| OPA2735                     | SO-8         | D                  | –40°C to +85°C              | OPA2735A        | OPA2735AID      | Rails, 100                |
| "                           | "            | "                  | "                           | "               | OPA2735AIDR     | Tape and Reel, 2500       |
| OPA2735                     | MSOP-8       | DGK                | –40°C to +85°C              | BGN             | OPA2735AIDGKT   | Tape and Reel, 250        |
| "                           | "            | "                  | "                           | "               | OPA2735AIDGKR   | Tape and Reel, 2500       |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

**ELECTRICAL CHARACTERISTICS:  $V_S = \pm 5V$  ( $V_S = +10V$ )**

**Boldface** limits apply over the specified temperature range,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .







At  $T_A = +25^\circ\text{C}$ ,  $R_L = 10\text{k}\Omega$  connected to  $V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

| PARAMETER  | CONDITIONS  | OPA734, OPA2734, OPA735, OPA2735 |  |                           | UNIT  |
|--|---|----------------------------------|--|---------------------------|---|
|  |   | MIN                              | TYP  | MAX                       |   |
| <b>OFFSET VOLTAGE</b><br>Input Offset Voltage<br><b>vs Temperature</b><br><b>vs Power Supply</b><br>Long-Term Stability<br>Channel Separation, dc  | $V_{OS}$<br>$dV_{OS}/dT$<br>PSRR<br><br>$V_S = 2.7V$ to $12V$ , $V_{CM} = 0V$               |                                  | 1<br><b>0.01</b><br>0.2<br>Note (1)<br>0.1           | 5<br><b>0.05</b><br>1.8   | $\mu\text{V}$<br>$\mu\text{V}/^\circ\text{C}$<br>$\mu\text{V}/\text{V}$<br>$\mu\text{V}/\text{V}$   |
| <b>INPUT BIAS CURRENT</b><br>Input Bias Current<br><b>over Temperature</b><br>Input Offset Current   | $I_B$<br>$V_{CM} = V_S/2$<br>$I_{OS}$<br>$V_{CM} = V_S/2$                                   |                                  | See Typical Characteristics                          |                           | pA<br>pA<br>pA  |
| <b>NOISE</b><br>Input Voltage Noise, $f = 0.01\text{Hz}$ to $1\text{Hz}$<br>Input Voltage Noise, $f = 0.1\text{Hz}$ to $10\text{Hz}$<br>Input Voltage Noise Density, $f = 1\text{kHz}$<br>Input Current Noise Density, $f = 1\text{kHz}$ | $e_n$<br>$e_n$<br>$e_n$<br>$i_n$  |                                  | 0.8<br>2.5<br>135<br>40                              |                           | $\mu\text{V}_{PP}$<br>$\mu\text{V}_{PP}$<br>$\text{nV}/\sqrt{\text{Hz}}$<br>$\text{fA}/\sqrt{\text{Hz}}$  |
| <b>INPUT VOLTAGE RANGE</b><br>Common-Mode Voltage Range<br>Common-Mode Rejection Ratio   | $V_{CM}$<br>CMRR<br><br>$(V-) - 0.1V < V_{CM} < (V+) - 1.5V$                                | $(V-) - 0.1$<br>115              | 130  | $(V+) - 1.5$              | V<br>dB   |
| <b>INPUT CAPACITANCE</b><br>Differential<br>Common-Mode  |   |                                  | 2<br>10  |                           | pF<br>pF  |
| <b>OPEN-LOOP GAIN</b><br>Open-Loop Voltage Gain  | $A_{OL}$<br><br>$(V-) + 100\text{mV} < V_O < (V+) - 100\text{mV}$                           | 115                              | 130  |                           | dB  |
| <b>FREQUENCY RESPONSE</b><br>Gain-Bandwidth Product<br>Slew Rate   | GBW<br>SR<br><br>$G = +1$   |                                  | 1.6<br>1.5   |                           | MHz<br>V/ $\mu\text{s}$   |
| <b>OUTPUT</b><br>Voltage Output Swing from Rail<br>Short-Circuit Current<br>Open-Loop Output Impedance<br>Capacitive Load Drive  | $I_{SC}$<br><br>$R_L = 10\text{k}\Omega$<br><br>$f = 1\text{MHz}$ , $I_O = 0$<br>$C_{LOAD}$ |                                  | 20<br>$\pm 20$<br>125                                | 50                        | mV<br>mA<br>$\Omega$  |
| <b>ENABLE/SHUTDOWN</b><br>$t_{OFF}$<br>$t_{ON}^{(2)}$<br>$V_L$ (amplifier is shutdown)<br>$V_H$ (amplifier is active)<br>$I_{QSD}$ (per amplifier)<br>Input Bias Current of Enable Pin   |   | $V-$<br>$(V-) + 2$               | 1.5<br>150<br>4<br>3                                 | $(V-) + 0.8$<br>$V+$<br>9 | $\mu\text{s}$<br>$\mu\text{s}$<br>V<br>V<br>$\mu\text{A}$<br>$\mu\text{A}$  |
| <b>POWER SUPPLY</b><br>Operating Voltage Range<br>Quiescent Current (per amplifier)  | $V_S$<br><br>$I_Q$<br><br>$I_Q = 0$   |                                  | 2.7 to 12<br>( $\pm 1.35$ to $\pm 6$ )<br><b>0.6</b> |                           | V<br>mA   |
| <b>TEMPERATURE RANGE</b><br>Specified Range<br>Operating Range<br>Storage Range<br>Thermal Resistance<br>SOT23-5, SOT23-6<br>MSOP-8, MSOP-10, SO-8   | $\theta_{JA}$   | -40<br>-40<br>-65                |  | +85<br>+150<br>+150       | $^\circ\text{C}$<br>$^\circ\text{C}$<br>$^\circ\text{C}$<br>$^\circ\text{C}/\text{W}$<br>$^\circ\text{C}/\text{W}$<br>$^\circ\text{C}/\text{W}$ |

(1) 300-hour life test at  $150^\circ\text{C}$  demonstrated randomly distributed variation in the range of measurement limits—approximately  $1\mu\text{V}$ .

(2) Device requires one complete auto-zero cycle to return to  $V_{OS}$  accuracy.

**PIN CONFIGURATIONS**




(1) NC = No Connection

(2) Pin 1 of the SOT23-6 is determined by orienting the package marking as shown in the diagram.


## TYPICAL CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$  (same as  $+10\text{V}$ ).


OUTPUT VOLTAGE PRODUCTION DISTRIBUTION




OUTPUT VOLTAGE DRIFT PRODUCTION DISTRIBUTION




OUTPUT VOLTAGE SWING TO RAIL vs OUTPUT CURRENT




INPUT BIAS CURRENT vs TEMPERATURE



INPUT BIAS CURRENT vs TEMPERATURE









SUPPLY CURRENT vs TEMPERATURE








**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$  (same as +10V).



**TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 5\text{V}$  (same as  $+10\text{V}$ ).



## APPLICATIONS INFORMATION

The OPA734 and OPA735 series of op amps are unity-gain stable and free from unexpected output phase reversal. They use auto-zeroing techniques to provide low offset voltage and demonstrate very low drift over time and temperature.

Good layout practice mandates the use of a 0.1μF capacitor placed closely across the supply pins.

For lowest offset voltage and precision performance, circuit layout and mechanical conditions should be optimized. Avoid temperature gradients that create thermoelectric (Seebeck) effects in thermocouple junctions formed from connecting dissimilar conductors. These thermally-generated potentials can be made to cancel by assuring that they are equal on both input terminals:

1. Use low thermoelectric-coefficient connections (avoid dissimilar metals).
2. Thermally isolate components from power supplies or other heat sources.
3. Shield op amp and input circuitry from air currents such as cooling fans.

Following these guidelines will reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltages of 0.1μV/°C or higher, depending on the materials used.

## OPERATING VOLTAGE

The OPA734 and OPA735 op amp family operates with a power-supply range of +2.7V to +12V (±1.35V to ±6V). Supply voltages higher than +13.2V (absolute maximum) can permanently damage the amplifier. Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

## OPA734 ENABLE FUNCTION

The enable/shutdown digital input is referenced to the V<sub>-</sub> supply voltage of the op amp. A logic HIGH enables the op amp. A valid logic HIGH is defined as > (V<sub>-</sub>) + 2V. The valid logic HIGH signal can be up to the positive supply, independent of the negative power supply voltage. A valid logic LOW is defined as < 0.8V above the V<sub>-</sub> supply pin. If dual or split power supplies are used, be sure that logic input signals are properly referred to the negative supply voltage. The Enable pin is connected to internal pull-up circuitry and will enable the device if this pin is left open circuit.

The logic input is a CMOS input. Separate logic inputs are provided for each op amp on the dual version. For battery-operated applications, this feature can be used to greatly reduce the average current and extend battery life.

The enable time is 150μs, which includes one full auto-zero cycle required by the amplifier to return to V<sub>OS</sub> accuracy. Prior to returning to full accuracy, the amplifier may function properly, but with unspecified offset voltage.

Disable time is 1.5μs. When disabled, the output assumes a high-impedance state. The disable state allows the OPA734 to be operated as a gated amplifier, or to have the output multiplexed onto a common analog output bus.

## INPUT VOLTAGE

The input common-mode range extends from (V<sub>-</sub>) – 0.1V to (V<sub>+</sub>) – 1.5V. For normal operation, the inputs must be limited to this range. The common-mode rejection ratio is only valid within the specified input common-mode range. A lower supply voltage results in lower input common-mode range; therefore, attention to these values must be given when selecting the input bias voltage. For example, when operating on a single 3V power supply, common-mode range is from 0.1V below ground to half the power-supply voltage.

Normally, input bias current is approximately 100pA; however, input voltages exceeding the power supplies can cause excessive current to flow in or out of the input pins. Momentary voltages greater than the power supply can be tolerated if the input current is limited to 10mA. This is easily accomplished with an input resistor, as shown in Figure 1.




Figure 1. Input Current Protection

## INTERNAL OFFSET CORRECTION


The OPA734 and OPA735 series of op amps use an auto-zero topology with a time-continuous 1.6MHz op amp in the signal path. This amplifier is zero-corrected every 100μs using a proprietary technique. Upon power-up, the amplifier requires one full auto-zero cycle of approximately 100μs in addition to the start-up time for the bias circuitry to achieve specified V<sub>OS</sub> accuracy. Prior to this time, the amplifier may function properly but with unspecified offset voltage.

Low-gain (< 20) operation demands that the auto-zero circuitry correct for common-mode rejection errors of the main amplifier. Because these errors can be larger than 0.1% of a full-scale input step change, one calibration cycle (100μs) can be required to achieve full accuracy.


The term *clock feedthrough* describes the presence of the clock frequency in the output spectrum. In auto-zeroed op amps, clock feedthrough may result from the settling of the internal sampling capacitor, or from the small amount of charge injection that occurs during the sample-and-hold of the op amp offset voltage. Feedthrough can be minimized by keeping the source impedance relatively low (< 1kΩ) and matching the source impedance on both input terminals. If the source resistance is high (> 1kΩ) feedthrough can generally be reduced with a capacitor of 1nF or greater in parallel with the source or feedback resistors. See the circuit application examples.

### LAYOUT GUIDELINES

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1μF capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.



**Figure 2. Single Op Amp Bridge Amplifier Circuit**



NOTE: (1) Place close to input pins.

**Figure 3. Differential Output Bridge Amplifier**




Figure 4. Driving ADC




Figure 5. Thermopile Non-Contact Surface Temperature Measurement




Figure 6. Twin-T Notch Filter




Figure 7. High DC Accuracy, 3-Pole Low-Pass Filter




Figure 8. Precision Full-Wave Rectifier with Full Dynamic Range




Figure 9. High-Precision 2-Input MUX for Programmable Gain




Figure 10. Low-Side Power-Supply Current Sensing

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| OPA2734AIDGSR    | ACTIVE        | VSSOP        | DGS             | 10   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGO                     | <a href="#">Samples</a> |
| OPA2734AIDGST    | ACTIVE        | VSSOP        | DGS             | 10   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGO                     | <a href="#">Samples</a> |
| OPA2734AIDGSTG4  | ACTIVE        | VSSOP        | DGS             | 10   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGO                     | <a href="#">Samples</a> |
| OPA2735AID       | ACTIVE        | SOIC         | D               | 8    | 75          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>2735A            | <a href="#">Samples</a> |
| OPA2735AIDG4     | ACTIVE        | SOIC         | D               | 8    | 75          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>2735A            | <a href="#">Samples</a> |
| OPA2735AIDGKR    | ACTIVE        | VSSOP        | DGK             | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGN                     | <a href="#">Samples</a> |
| OPA2735AIDGKT    | ACTIVE        | VSSOP        | DGK             | 8    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGN                     | <a href="#">Samples</a> |
| OPA2735AIDGKTG4  | ACTIVE        | VSSOP        | DGK             | 8    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAUAG             | Level-2-260C-1 YEAR  | -40 to 85    | BGN                     | <a href="#">Samples</a> |
| OPA2735AIDR      | ACTIVE        | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>2735A            | <a href="#">Samples</a> |
| OPA2735AIDRG4    | ACTIVE        | SOIC         | D               | 8    | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>2735A            | <a href="#">Samples</a> |
| OPA734AID        | ACTIVE        | SOIC         | D               | 8    | 75          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>734A             | <a href="#">Samples</a> |
| OPA734AIDBVR     | ACTIVE        | SOT-23       | DBV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSB                     | <a href="#">Samples</a> |
| OPA734AIDBVT     | ACTIVE        | SOT-23       | DBV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSB                     | <a href="#">Samples</a> |
| OPA734AIDBVTG4   | ACTIVE        | SOT-23       | DBV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSB                     | <a href="#">Samples</a> |
| OPA734AIDG4      | ACTIVE        | SOIC         | D               | 8    | 75          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>734A             | <a href="#">Samples</a> |
| OPA735AID        | ACTIVE        | SOIC         | D               | 8    | 75          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>735A             | <a href="#">Samples</a> |
| OPA735AIDBVR     | ACTIVE        | SOT-23       | DBV             | 5    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSC                     | <a href="#">Samples</a> |

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| OPA735AIDBVRG4   | ACTIVE        | SOT-23       | DBV                | 5    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSC                     | <a href="#">Samples</a> |
| OPA735AIDBVT     | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSC                     | <a href="#">Samples</a> |
| OPA735AIDBVTG4   | ACTIVE        | SOT-23       | DBV                | 5    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | NSC                     | <a href="#">Samples</a> |
| OPA735AIDG4      | ACTIVE        | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>735A             | <a href="#">Samples</a> |
| OPA735AIDR       | ACTIVE        | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>735A             | <a href="#">Samples</a> |
| OPA735AIDRG4     | ACTIVE        | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-2-260C-1 YEAR  | -40 to 85    | OPA<br>735A             | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| OPA2734AIDGSR | VSSOP        | DGS             | 10   | 2500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| OPA2734AIDGST | VSSOP        | DGS             | 10   | 250  | 180.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| OPA2735AIDGKR | VSSOP        | DGK             | 8    | 2500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| OPA2735AIDGKT | VSSOP        | DGK             | 8    | 250  | 180.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| OPA2735AIDR   | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |
| OPA734AIDBVR  | SOT-23       | DBV             | 6    | 3000 | 178.0              | 9.0                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| OPA734AIDBVT  | SOT-23       | DBV             | 6    | 250  | 178.0              | 9.0                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| OPA735AIDBVR  | SOT-23       | DBV             | 5    | 3000 | 178.0              | 8.4                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| OPA735AIDBVT  | SOT-23       | DBV             | 5    | 250  | 178.0              | 8.4                | 3.3     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| OPA735AIDR    | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| OPA2734AIDGSR | VSSOP        | DGS             | 10   | 2500 | 367.0       | 367.0      | 35.0        |
| OPA2734AIDGST | VSSOP        | DGS             | 10   | 250  | 210.0       | 185.0      | 35.0        |
| OPA2735AIDGKR | VSSOP        | DGK             | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| OPA2735AIDGKT | VSSOP        | DGK             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| OPA2735AIDR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| OPA734AIDBVR  | SOT-23       | DBV             | 6    | 3000 | 445.0       | 220.0      | 345.0       |
| OPA734AIDBVT  | SOT-23       | DBV             | 6    | 250  | 445.0       | 220.0      | 345.0       |
| OPA735AIDBVR  | SOT-23       | DBV             | 5    | 3000 | 565.0       | 140.0      | 75.0        |
| OPA735AIDBVT  | SOT-23       | DBV             | 5    | 250  | 565.0       | 140.0      | 75.0        |
| OPA735AIDR    | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |

# MECHANICAL DATA

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- ⚠ Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073253/P


DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.




# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X


4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGS (S-PDSO-G10)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-187 variation BA.

DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.