# Current-Limited, Power-Distribution Switches

**Check for Samples: TPS2530**

## FEATURES

- **Single Power Switch**
- **Pin for Pin with Existing TI Switch Portfolio™**
- **Rated Currents of 0.5 A**
- **±25% Accurate, Fixed, Constant Current Limit**
- **Fast Over-Current Response – 2 µs**
- **Operating Range: 2.7 V to 5.5 V**
- **Deglitched Fault Reporting**
- **Reverse Current Blocking**
- **Built-in Softstart**
- **Ambient Temperature Range: –40°C to 85°C**

## APPLICATIONS

- **DisplayPort**
- **USB Ports/Hubs, Laptops, Desktops**
- **Set Top Boxes**
- **Short-Circuit Protection**

## DESCRIPTION

The TPS2530 power-distribution switch is intended for applications such as DisplayPort or USB Port where heavy capacitive loads and short-circuits are likely to be encountered. It offers 0.5 A fixed current-limit thresholds.

The TPS2530 limits the output current to a safe level by operating in a constant-current mode when the output load exceeds the current-limit threshold. This provides a predictable fault current under all conditions. The fast overload response time eases the burden on the main supply to provide regulated power when the output is shorted. The power-switch rise and fall times are controlled to minimize current surges during turn-on and turn-off.

## TYPICAL APPLICATION




**Figure 1. Typical Application**

## DEVICE INFORMATION(1)

| MAXIMUM OPERATING CURRENT | ENABLE | BASE PART NUMBER | PACKAGED DEVICE | MARKING |
|---|---|---|---|---|
| 0.5 | High | TPS2530 | SOT23-5 (DBV) | 2530 |

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see TI website at www.ti.com.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
TI Switch Portfolio is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012, Texas Instruments Incorporated

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | VALUE | | UNIT |
|---|---|---|---|---|
| | | MIN | MAX | |
| Voltage range on IN, OUT, EN, $\overline{FLT}$(2) | | –0.3 | 6 | V |
| Voltage range from IN to OUT | | –6 | 6 | V |
| Maximum junction temperature, $T_J$ | | Internally Limited | | |
| Electrostatic Discharge | HBM | 2 | | kV |
| | CDM | 500 | | V |
| | IEC 6100-4-2, Contact / Air(3) | 8 | 15 | kV |

(1) Voltages are with respect to GND unless otherwise noted.
(2) See the Input and Output Capacitance section.
(3) $V_{OUT}$ was surged on a pcb with input and output bypassing per Figure 1 (except input capacitor was a 22 µF) with no device failures.

## THERMAL INFORMATION

| THERMAL METRIC(1) | | TPS2530 | UNITS |
|---|---|---|---|
| | | DBV (5 PINS) | |
| $\theta_{JA}$ | Junction-to-ambient thermal resistance | 224.9 | °C/W |
| $\theta_{JCtop}$ | Junction-to-case (top) thermal resistance | 95.2 | |
| $\theta_{JB}$ | Junction-to-board thermal resistance | 51.4 | |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 6.6 | |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 50.3 | |
| $\theta_{JCbot}$ | Junction-to-case (bottom) thermal resistance | N/A | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|---|
| $V_{IN}$ | Input voltage, IN | 2.7 | | 5.5 | V |
| $V_{EN}$ | Input voltage, EN | 0 | | 5.5 | V |
| $V_{IH}$ | High-level input voltage, EN | 2 | | | V |
| $V_{IL}$ | Low-level input voltage, EN | | | 0.7 | V |
| $I_{OUT}$ | Continuous output current, OUT (TPS2530) | | | 0.5 | A |
| $T_J$ | Operating junction temperature | –40 | | 125 | °C |
| $I_{\overline{FLT}}$ | Sink current into $\overline{FLT}$ | 0 | | 5 | mA |


Copyright © 2012, Texas Instruments Incorporated

## ELECTRICAL CHARACTERISTICS: $T_J = T_A = 25°C$ (1)

Unless otherwise noted: $V_{IN}$ = 5 V, $V_{EN} = V_{IN}$, $I_{OUT}$ = 0 A

| PARAMETER | | TEST CONDITIONS(2) | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **POWER SWITCH** | | | | | | | |
| $R_{DS(on)}$ | Input – Output resistence | $V_{IN}$ = 3.3 V | 25°C | | 103 | 120 | mΩ |
| | | | –40°C ≤ ($T_J$, $T_A$) ≤ 85°C | | 103 | 150 | |
| | | $V_{IN}$ = 5 V | 25°C | | 97 | 116 | |
| | | | –40°C ≤ ($T_J$, $T_A$) ≤ 85°C | | 97 | 143 | |
| **CURRENT LIMIT** | | | | | | | |
| $I_{OS}$ (3) | Current-limit, See Figure 7 | $V_{IN}$ = 3.3 V or 5 V | | 0.75 | 1 | 1.25 | A |
| **SUPPLY CURRENT** | | | | | | | |
| $I_{SD}$ | Supply current, switch disabled | $V_{IN}$ = 3.3 V or 5 V, 25°C | | | 0.01 | 1 | µA |
| | | –40°C ≤ ($T_J$, $T_A$ ) ≤ 85°C, $V_{IN}$ = 5.5 V | | | | 2 | |
| $I_{SE}$ | Supply current, switch enabled | $V_{IN}$ = 3.3 V, 25°C | | | 55 | 75 | µA |
| | | $V_{IN}$ = 5 V, 25°C | | | 76 | 96 | |
| | | –40°C ≤ ($T_J$, $T_A$ ) ≤ 85°C, $V_{IN}$ = 5.5 V | | | | 118 | |
| $I_{REV}$ | Reverse leakage current | $V_{OUT}$ = 5.5 V, $V_{IN}$ = 0 V, measure $I_{VOUT}$ | | | 0.2 | 1 | µA |

(1) Parametrics over a wider operational range are shown in the second ELECTRICAL CHARACTERISTICS table.
(2) Pulsed testing techniques maintain junction temperature close to ambient temperature.
(3) See CURRENT LIMIT section for explanation of this parameter.

## ELECTRICAL CHARACTERISTICS: –40°C ≤ $T_J$ ≤ 125°C

Unless otherwise noted: 2.7 V ≤ $V_{IN}$ ≤ 5.5 V, $V_{EN} = V_{IN}$, $I_{OUT}$ = 0 A, typical values are at 5 V and 25°C.

| PARAMETER | | TEST CONDITIONS(1) | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| **POWER SWITCH** | | | | | | |
| $R_{DS(on)}$ | Input – Output resistance | | | 97 | 200 | mΩ |
| **ENABLE INPUT (EN)** | | | | | | |
| $V_{IH}$ | High-level input Voltage | | 2 | | | V |
| $V_{IL}$ | Low-level input Voltage | | | | 0.7 | |
| | Hysteresis (2) | | | 0.09 | | |
| | Leakage current | $V_{EN}$ = 0 V or 5.5 V | –1 | 0 | 1 | µA |
| $t_{ON}$ | Turn on time | $V_{IN}$ = 3.3 V, $C_L$ = 1 µF, $R_L$ = 100 Ω, EN ↑. See Figure 2, Figure 4 and Figure 5 | | | | ms |
| | | 0.5 A | 1 | 1.75 | 2.5 | |
| $t_{OFF}$ | Turn off time | $V_{IN}$ = 3.3 V, $C_L$ = 1 µF, $R_L$ = 100 Ω, EN ↑. See Figure 2, Figure 4 and Figure 5 | | | | ms |
| | | 0.5 A | 0.8 | 1.35 | 1.9 | |
| $t_R$ | Rise time, output | $V_{IN}$ = 3.3 V, $C_L$ = 1 µF, $R_L$ = 100 Ω, See Figure 3 | | | | ms |
| | | 0.5 A | 0.25 | 0.45 | 0.65 | |
| $t_F$ | Fall time, output | $V_{IN}$ = 3.3 V, $C_L$ = 1 µF, $R_L$ = 100 Ω, See Figure 3 | | | | ms |
| | | 0.5 A | 0.2 | 0.3 | 0.4 | |
| **CURRENT LIMIT** | | | | | | |
| $I_{OS}$ (3) | Current-limit, See Figure 7 | | 0.7 | 1 | 1.3 | A |
| $t_{IOS}$ | Short-circuit response time(2) | $V_{IN}$ = 5 V (see Figure 6), One-half full load → $R_{SHORT}$ = 50 mΩ, Measure from application to when current falls below 120% of final value | | 2 | | µs |

(1) Pulsed testing techniques maintain junction temperature close to ambient temperature.
(2) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purpose of TI's product warranty.
(3) See CURRENT LIMIT section for explanation of this parameter.

Copyright © 2012, Texas Instruments Incorporated

## ELECTRICAL CHARACTERISTICS: –40°C ≤ $T_J$ ≤ 125°C (continued)

Unless otherwise noted: 2.7 V ≤ $V_{IN}$ ≤ 5.5 V, $V_{EN}$ = $V_{IN}$, $I_{OUT}$ = 0 A, typical values are at 5 V and 25°C.

| PARAMETER | | TEST CONDITIONS(1) | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| **SUPPLY CURRENT** | | | | | | |
| $I_{SD}$ | Supply current, switch disabled | | | 0.01 | 10 | µA |
| $I_{SE}$ | Supply current, switch enabled | | | 82 | 135 | µA |
| $I_{REV}$ | Reverse leakage current (4) | $V_{OUT}$ = 5.5 V, $V_{IN}$ = 0 V, Measure $I_{VOUT}$ | | 0.2 | | µA |
| **UNDERVOLTAGE LOCKOUT** | | | | | | |
| $V_{UVLO}$ | Rising threshold | $V_{IN}$↑ | 2.2 | 2.46 | 2.6 | V |
| | Hysteresis(4) | $V_{IN}$↓ | | 65 | | mV |
| **$\overline{FLT}$** | | | | | | |
| | Output low voltage, $\overline{FLT}$ | $I_{\overline{FLT}}$ = 1 mA | | | 0.2 | V |
| | Off-state leakage | $V_{\overline{FLT}}$ = 5.5 V | | | 1 | µA |
| $t_{\overline{FLT}}$ | $\overline{FLT}$ deglitch | $\overline{FLT}$ assertion and deassertion deglitch | 3.5 | 8 | 12 | ms |
| **THERMAL SHUTDOWN** | | | | | | |
| $T_J$ | Rising threshold | In current limit | 135 | | | °C |
| | | Not in current limit | 155 | | | |
| | Hysteresis(4) | | | 20 | | °C |

(4) These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purpose of TI's product warranty.




**Figure 2. Output Rise / Fall Test Load**




**Figure 3. Power-On and Off Timing**




**Figure 4. Enable Timing, Active High Enable**




**Figure 5. Enable Timing, Active Low Enable**




**Figure 6. Output Short Circuit Parameters**


Copyright © 2012, Texas Instruments Incorporated




**Figure 7. Output Characteristic Showing Current Limit**

## FUNCTIONAL BLOCK DIAGRAM




## DEVICE INFORMATION

**DBV Package**
**(Top View)**




## PIN FUNCTIONS

| NAME | PINS | DESCRIPTION |
|---|---|---|
| **5-PIN PACKAGE** | | |
| EN | 4 | Enable input, logic high turns on power switch. |
| GND | 2 | Ground connection. |
| IN | 5 | Input voltage and power-switch drain; connect a 0.1 µF or greater ceramic capacitor from IN to GND close to the IC. |
| $\overline{FLT}$ | 3 | Active-low open-drain output, asserted during over-current, or over-temperature conditions. |
| OUT | 1 | Power-switch output, connect to load. |

Copyright © 2012, Texas Instruments Incorporated

## TYPICAL CHARACTERISTICS




(1) Helps with output shorting tests when external supply is used.

**Figure 8. Test Circuit for System Operation in Typical Characteristics Section**




**Figure 9. TPS2530 Output Rise/ Fall with 150-µF Load**




**Figure 10. TPS2530 Output Rise/ Fall with 1-µF Load**




**Figure 11. TPS2530 Enable and Disable Into Output Short**




**Figure 12. TPS2530 Pulsed Shorted Applied**


Copyright © 2012, Texas Instruments Incorporated

## TYPICAL CHARACTERISTICS (continued)




**Figure 13. TPS2530 Power Up – Enabled**




**Figure 14. TPS2530 Power Down – Enabled**




**Figure 15. TPS2530 Enable with 2-Ω Load**




**Figure 16. TPS2530 Short Applied**




**Figure 17. Supply Current (Enabled) – $I_{SE}$ vs Temperature**




**Figure 18. Supply Current (Disabled) – $I_{SD}$ vs Temperature**

Copyright © 2012, Texas Instruments Incorporated

## TYPICAL CHARACTERISTICS (continued)




**Figure 19. Input – Output Resistance – $R_{DS(on)}$ vs Temperature**




**Figure 20. Current Limit – $I_{OS}$ vs Temperature**


Copyright © 2012, Texas Instruments Incorporated

## DETAILED DESCRIPTION

TPS2530 is current-limited, power-distribution switch providing 0.5 A continuous load current in 3.3 V or 5 V circuits. The part use N-channel MOSFETs for low resistance, maintaining voltage to the load. It is designed for applications where short circuits or heavy capacitive loads are encountered. Device features include enable, reverse blocking when disabled, overcurrent protection, overtemperature protection, and deglitched fault reporting.

### UVLO

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. $\overline{FLT}$ is high impedance when the TPS2530 is in UVLO.

### ENABLE

The logic enable input EN, controls the power switch, bias for the charge pump, driver, and other circuits. The supply current is reduced to less than 1 µA when the TPS2530 is disabled. Disabling the TPS2530 will immediately clear an active $\overline{FLT}$ indication. The enable input is compatible with both TTL and CMOS logic levels.

The turn on and turn off times ($t_{ON}$, $t_{OFF}$) are composed of a delay and a rise or fall time ($t_R$, $t_F$). The delay times are internally controlled. The rise time is controlled by both the TPS2530 and the external loading (especially capacitance). The fall time is controlled by the TPS2530 and the loading (R and C). An output load consisting of only a resistor will experience a fall time set by the TPS2530. An output load with parallel R and C elements will experience a fall time determined by the (R × C) time constant if it is longer than the TPS2530's $t_F$.

The enable should not be left open, and may be tied to VIN or GND depending on the device.

### INTERNAL CHARGE PUMP

The device incorporate an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the gate driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver incorporate circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionally. The MOSFET power switch blocks current from OUT to IN when turned off by the UVLO or disabled.

### CURRENT LIMIT

The TPS2530 responds to overloads by limiting output current to the static $I_{OS}$ levels shown in the Electrical Characteristics table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ($I_{OS}$ x $R_{LOAD}$). Two possible overload conditions can occur.

The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws $I_{OUT} > I_{OS}$), or 2) input voltage is present and the TPS2530 is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS2530 ramps the output current to $I_{OS}$. The TPS2530 limits the current to $I_{OS}$ until the overload condition is removed or the device begins to thermal cycle.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within $t_{IOS}$ (Figure 6 and Figure 7) when the specified overload (per the Electrical Characteristics table) is applied. The response speed and shape will vary with the overload level, input circuit, and rate of application. The current-limit response varies between settling to $I_{OS}$, or turnoff and controlled return to $I_{OS}$. Similar to the previous case, the TPS2530 limits the current to $I_{OS}$ until the overload condition is removed or the device begins to thermal cycle.

The TPS2530 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation [($V_{IN}$ – $V_{OUT}$) × $I_{OS}$] driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts.

Copyright © 2012, Texas Instruments Incorporated

There are two kinds of current limit profiles typically available in TI switch products similar to the TPS2530. Many older designs have an output I vs V characteristic similar to the plot labeled “Current Limit with Peaking” in Figure 21. This type of limiting can be characterized by two parameters, the current limit corner ($I_{OC}$), and the short circuit current ($I_{OS}$). $I_{OC}$ is often specified as a maximum value. The TPS2530 does not present noticeable peaking in the current limit, corresponding to the characteristic labeled “Flat Current Limit” in Figure 21. This is why the $I_{OC}$ parameter is not present in the Electrical Characteristics tables.




**Figure 21. Current Limit Profiles**

## $\overline{\text{FLT}}$

The $\overline{\text{FLT}}$ open-drain output is asserted (active low) during an over-load or over-temperature condition. A 8 ms deglitch on both the rising and falling edged avoids false reporting at startup and during transients. A current limit condition shorter than the deglitch period clears the internal timer upon termination. The deglitch timer will not integrate with excessive ripple and large output capacitance may interface with operation of $\overline{\text{FLT}}$ around $I_{OS}$ as the ripple will drive the TPS2530 in and out of current limit.

If the TPS2530 is in current limit and the over-temperature circuit goes active, $\overline{\text{FLT}}$ goes true immediately however exiting this condition is deglitched. $\overline{\text{FLT}}$ is tripped just as the knee of the constant-current limiting is entered. Disabling the TPS2530 clears and active $\overline{\text{FLT}}$ as soon as the switch turns off. $\overline{\text{FLT}}$ is high impedance when the TPS2530 is disabled or in undervoltage lockout (UVLO).

# APPLICATION INFORMATION

## INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. For all applications, a 0.1 µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling.

All protection circuits such as TPS2530 will have the potential for input voltage overshoots and output voltage undershoots.

Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turn on). Theoretically, the peak voltage is 2 times the applied. The second cause is due to the abrupt reduction of output short circuit current when the TPS2530 turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPS2530 output is shorted. Applications with large input inductance (e.g. connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance reduce the voltage overshoot from exceeding the absolute maximum voltage of the device. The fast current-limit speed of the TPS2530 to hard output short circuits isolate the input bus form faults. However, ceramic input capacitance in the range of 1 µF to 22 µF adjacent to the TPS2530 input aids in both speeding response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted. In order to keep front-end power circuit work normally, it is better to increase the output cap.


Copyright © 2012, Texas Instruments Incorporated

Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS2530 has abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges. Application with large output inductance (such as from a cable) benefit from use of a high-value output capacitor to control the voltage undershoot. When implementing USB standard application, a 120 µF minimum output capacitance is required. Typically a 150 µF electrolytic capacitor is used, which is sufficient to control voltage undershoots. However, if the application does not require 120 µF of output capacitance, and there is potential to drive the output negative, a minimum of 10 µF ceramic capacitor on the output is recommended. The voltage undershoot should be controlled to less than 1.5 V for 10 µs.

## POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS2530. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations. It is important to remember that these calculations do not include the effects of adjacent heat sources, and enhanced or restricted air flow.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the internal MOSFET $I^2$ x $R_{DS(on)}$, and $R_{DS(on)}$ is a function of the junction temperature. As an initial estimate, use the $R_{DS(on)}$ at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

$$T_J = T_A + [(I_{OUT}^2 \times R_{DS(on)}) \times \theta_{JA}]$$

Where:

$I_{OUT}$ = rated OUT pin current (A)
$R_{DS(on)}$ = Power switch on-resistance at an assumed $T_J$ (Ω)
$T_A$ = Maximum ambient temperature (°C)
$T_J$ = Maximum junction temperature (°C)
$\theta_{JA}$ = Thermal resistance (°C/W)

If the calculated $T_J$ is substantially different from the original assumption, look up a new value of $R_{DS(on)}$ and recalculate.

Under 85°C ambient temperature, the TPS2530 junction temperature $T_J = 85 + 0.5^2 \times 0.2 \times 224.9$ to approximately 96.5°C, so in a practical application, the $R_{DS(on)}$ is about 165 mΩ and never reach to maximum 200 mΩ as shown in the Electrical Characteristics table.

Copyright © 2012, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Op Temp (°C) | Top-Side Markings (4) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| TPS2530DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2530 | Samples |
| TPS2530DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 2530 | Samples |

(1) The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
**TBD:** The Pb-Free/Green conversion plan has not been defined.
**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| TPS2530DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS2530DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TPS2530DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS2530DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |

# DBV 5 SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

# PACKAGE OUTLINE

## DBV0005A

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

# PACKAGE OUTLINE

## DBV0005A

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

# IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated