













LMC7101, LMC7101Q-Q1

SNOS719G - SEPTEMBER 1999 - REVISED SEPTEMBER 2015

## LMC7101, LMC7101Q-Q1 Tiny Low-Power Operational Amplifier With Rail-to-Rail Input and Output

#### **Features**

- Tiny 5-Pin SOT-23 Package Saves Space—Typical Circuit Layouts Take Half the Space of 8-Pin SOIC Designs
- Ensured Specifications at 2.7-V, 3-V, 5-V, 15-V Supplies
- Typical Supply Current 0.5 mA at 5 V
- Typical Total Harmonic Distortion of 0.01% at 5 V
- 1-MHz Gain Bandwidth
- Similar to Popular LMC6482 and LMC6484
- Rail-to-Rail Input and Output
- Temperature Range -40°C to 125°C (LMC7101Q-Q1)

## Applications

- Mobile Communications
- Notebooks and PDAs
- **Battery Powered Products**
- Sensor Interface
- Automotive Applications (LMC7101Q-Q1)

## 3 Description

The LMC7101 device is a high-performance CMOS operational amplifier available in the space-saving 5pin SOT-23 tiny package. This makes the LMC7101 ideal for space- and weight-critical designs. The performance is similar to a single amplifier of the LMC6482 and LMC6484 types, with rail-to-rail input and output, high open-loop gain, low distortion, and low-supply currents.


The main benefits of the tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, thus simplifying board layout.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
LMC7101, LMC7101Q-Q1	SOT-23 (5)	2.90 mm × 1.60 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Example Application**







#### **Table of Contents**

1	Features 1		7.1 Overview	20
2	Applications 1		7.2 Functional Block Diagram	20
3	Description 1		7.3 Feature Description	20
4	Revision History2		7.4 Device Functional Modes	21
5	Pin Configuration and Functions	8	Application and Implementation	22
6	Specifications4		8.1 Application Information	22
U	6.1 Absolute Maximum Ratings		8.2 Typical Application	23
	6.2 ESD Ratings: LMC7101	9	Power Supply Recommendations	25
	6.3 ESD Ratings: LMC7101	10	Layout	
	6.4 Recommended Operating Conditions		10.1 Layout Guidelines	
	6.5 Thermal Information		10.2 Layout Example	
	6.6 Electrical Characteristics: 2.7 V	11	Device and Documentation Support	
	6.7 DC Electrical Characteristics: 3 V		11.1 Documentation Support	
	6.8 DC Electrical Characteristics: 5 V		11.2 Related Links	
	6.9 DC Electrical Characteristics: 15 V		11.3 Community Resource	
	6.10 AC Electrical Characteristics: 5 V		11.4 Trademarks	
	6.11 AC Electrical Characteristics: 15 V		11.5 Electrostatic Discharge Caution	
	6.12 Typical Characteristics		11.6 Glossary	
7		12	Mechanical, Packaging, and Orderable	
′	Detailed Description		Information	26

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision F (March 2013) to Revision G

**Page** 


## Changes from Revision E (March 2013) to Revision F

Page

Submit Documentation Feedback



## 5 Pin Configuration and Functions



## **Pin Functions**

	PIN		DESCRIPTION					
NO.	NAME	TYPE	DESCRIPTION					
1	OUTPUT	0	Output					
2	V <sup>+</sup>	Р	Positive Supply					
3	INPUT+	I	Noninverting Input					
4	INPUT-	1	Inverting Input					
5	V <sup>-</sup>	Р	Negative Supply					



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT	
Difference input voltage	±Supply	±Supply Voltage		
Voltage at input and output pins	$(V^{+}) + 0.3,$	(V <sup>-</sup> ) - 0.3	V	
Supply voltage (V <sup>+</sup> – V <sup>-</sup> )		16	V	
Current at input pin	-5	5	mA	
Current at output pin (3)	-35	35	mA	
Current at power supply pin		35	mA	
Lead temperature (soldering, 10 sec.)		260	°C	
Junction temperature (4)		150	°C	
Storage temperature	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the TI Sales Office or Distributors for availability and specifications.

## 6.2 ESD Ratings: LMC7101

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 ESD Ratings: LMC7101Q-Q1

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted). (1)

		MIN	MAX	UNIT
Supply voltage, V <sup>+</sup>		2.7	15.5	V
lun etian Tanan anatuma T	LMC7101AI, LMC7101BI	-40	85	°C
Junction Temperature, T <sub>J</sub>	LMC7101Q-Q1	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(3)</sup> Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

<sup>(4)</sup> The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly into a PC board.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Thermal Information

		LMC7101	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	124.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 6.6 Electrical Characteristics: 2.7 V

Unless otherwise specified, all limits specified for  $T_J$  = 25°C,  $V^+$  = 2.7 V,  $V^-$  = 0 V,  $V_{CM}$  =  $V_O$  =  $V^+$  / 2 and  $R_L$  > 1 M $\Omega$ .

	DADAMETED	TEST SOURITIONS	T)(D(1)	LMC71	01AI	LMC71	01BI	LMC71010	Q-Q1 <sup>(2)</sup>		
	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vos	Input offset voltage average drift	V <sup>+</sup> = 2.7 V	0.11		6		9		9	mV	
TCVos	Input offset voltage		1							μV/°C	
I <sub>B</sub>	Input bias current	-40°C ≤ T <sub>J</sub> ≤ 125°C	1		64		64		1000	pA	
Ios	Input offset current	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.5		32		32		2000	pA	
R <sub>IN</sub>	Input resistance		>1							Tera Ω	
CMRR	Common-mode rejection ratio	$0 \text{ V} \le \text{V}_{\text{CM}} \le 2.7 \text{ V}$ V <sup>+</sup> = 2.7 V	70	55		50		50		dB	
	Input common mode voltage	For CMRR ≥ 50 dB	0	0		0		0		V	
VCNA	range	FOR CINICK 2 50 dB	3		2.7		2.7		2.7	V	
PSRR	Power supply rejection ratio	V <sup>+</sup> = 1.35 V to 1.65 V V <sup>-</sup> = -1.35 V to -1.65 V V <sub>CM</sub> = 0	60	50		45		45		dB	
C <sub>IN</sub>	Common-mode input capacitance		3							pF	
V	Output outing min	$R_L = 2 k\Omega$	2.45	2.15		2.15		2.15		V	
Vo	Output swing, min	$R_L = 10 \text{ k}\Omega$	2.68	2.64		2.64		2.64		V	
V	Output swing, max	$R_L = 2 k\Omega$	0.25		0.5		0.5		0.5	V	
Vo	Output swing, max	$R_L = 10 \text{ k}\Omega$	0.025		0.06		0.06		0.06	V	
	Oursell surrent		0.5		0.81		0.81		0.81	A	
I <sub>S</sub>	Supply current	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.5		0.95		0.95		0.95	mA	
SR	Slew rate <sup>(3)</sup>		0.7							V/µs	
GBW	Gain-bandwidth product		0.6							MHz	

<sup>(1)</sup> Typical values represent the most likely parametric normal.

When operated at temperature between  $-40^{\circ}$ C and 85°C, the LMC7101Q-Q1 will meet LMC7101BI specifications. V<sup>+</sup> = 15 V. Connected as a voltage follower with a 10-V step input. Number specified is the slower of the positive and negative slew rates.  $R_L = 100 \text{ k}\Omega$  connected to 7.5 V. Amplifier excited with 1 kHz to produce  $V_O = 10 \text{ V}_{PP}$ .



## 6.7 DC Electrical Characteristics: 3 V

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 3$  V,  $V^- = 0$  V,  $V_{CM} = 1.5$  V,  $V_O = V^+ / 2$  and  $R_L = 1$  M $\Omega$ .

	DADAMETED	TEST SOMBITIONS	T)(D(1)	LMC71	01AI	LMC71	01BI	LMC7101	Q-Q1 <sup>(2)</sup>	
	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V	Input offset voltage				4		7		7	mV
Vos	input onset voltage	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.11		6		9			1110
$TCV_OS$	Input offset voltage average drift		1							μV/°C
$I_{B}$	Input current	-40°C ≤ T <sub>J</sub> ≤ 125°C	1		64		64		1000	pA
los	Input offset current	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.5		32		32		2000	pA
R <sub>IN</sub>	Input resistance		>1							Tera Ω
CMRR	Common-mode rejection ratio	$0 \text{ V} \le \text{V}_{\text{CM}} \le 3 \text{ V}$ V <sup>+</sup> = 3 V	74	64		60		60		db
Vou	/ <sub>CM</sub> Input common-mode voltage range	F OMPD > 50 dD	0	0		0		0		\ <i>I</i>
V <sub>CM</sub>		For CMRR ≥ 50 dB	3.3		3		3		3	V
PSRR	Power supply rejection ratio	V <sup>+</sup> = 1.5 V to 7.5 V V <sup>-</sup> = -1.5 V to -7.5 V V <sub>O</sub> = V <sub>CM</sub> = 0	80	68		60		60		dB
C <sub>IN</sub>	Common-mode input capacitance		3							pF
V	Output outpa min	$R_L = 2 k\Omega$	2.8	2.6		2.6		2.6		V
Vo	Output swing, min	$R_L = 600 \Omega$	0.2		0.4		0.4		0.4	V
	Output outing may	$R_L = 2 k\Omega$	2.7	2.5		2.5		2.5		V
Vo	Output swing, max	R <sub>L</sub> = 600 Ω	0.37		0.6		0.6		0.6	
	Cupply ourrent				0.81		0.81		0.81	mΛ
I <sub>S</sub>	Supply current	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.5		0.95		0.95		0.95	mA mA

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

Typical values represent the most likely parametric normal. When operated at temperature between –40°C and 85°C, the LMC7101Q-Q1 will meet LMC7101BI specifications.



## 6.8 DC Electrical Characteristics: 5 V

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = 1.5$  V,  $V_O = V^+/2$  and  $R_L = 1$  M $\Omega$ .

				<b>-</b> >(-)(4)	LMC71	01AI	LMC71	01BI	LMC71010	Q1 <sup>(2)</sup>		
	PARAMETER	TE	ST CONDITIONS	TYP <sup>(1)</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
		V <sup>+</sup> = 5 V		0.11		3		7		7		
Vos	Input offset voltage	V <sup>+</sup> = 5 V, -40	0°C ≤ T <sub>J</sub> ≤ 125°C	0.11		5		9		9	mV	
TCV <sub>OS</sub>	Input offset voltage average drift			1							μV/°C	
I <sub>B</sub>	Input current	-40°C ≤ T <sub>J</sub> ≤	125°C	1		64		64		1000	pA	
los	Input offset current	-40°C ≤ T <sub>J</sub> ≤	125°C	0.5		32		32		2000	pA	
R <sub>IN</sub>	Input resistance			>1							Tera Ω	
	Common-mode	0 V ≤ V <sub>CM</sub> ≤ : LMC7101Q-0 0.2 V ≤ V <sub>CM</sub> :	Q1 at 125°C	82	65		60		60			
CMRR	rejection ratio	$0 \text{ V} \le \text{V}_{\text{CM}} \le \text{EMC7101Q-0}$ $0.2 \text{ V} \le \text{V}_{\text{CM}} = \text{CM}$ $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le \text{CM}$	Q1 at 125°C ≤ 4.8 V	82	60		55		55		db	
	Desitive newer supply	$V^{+} = 5 \text{ V to } 1$ $V^{-} = 0 \text{ V, V}_{O}$		82	70		65		65			
+PSRR	Positive power supply rejection ratio	$V^{+} = 5 \text{ V to 1}$ $V^{-} = 0 \text{ V, V}_{O}$ $-40^{\circ}\text{C} \le \text{T}_{J} \le$	= 1.5 V	82	65		62		62		dB	
	Negative power supply	$V^{-} = -5 \text{ V to}$ $V^{+} = 0 \text{ V, V}_{O}$		82	70		65		65			
-PSRR	rejection ratio	$V^{-} = -5 \text{ V to}$ $V^{+} = 0 \text{ V}, \text{ V}_{O}$ $-40^{\circ}\text{C} \leq \text{T}_{J} \leq$	= -1.5 V	82	65		62		62	dB		
		For CMRR ≥	50 dB	-0.3	-0.2		-0.2		-0.2			
$V_{CM}$	Input common-mode voltage range	For CMRR ≥ -40°C ≤ T <sub>J</sub> ≤		-0.3	0		0		0.2		V	
	voltage range			5.3		5.2		5.2		5.2	V	
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le$	125°C	5.3		5		5		4.8	· ·	
C <sub>IN</sub>	Common-mode input capacitance			3							pF	
		$R_L = 2 k\Omega$		4.9	4.7		4.7		4.7		V	
		$R_L = 2 k\Omega, -4$	40°C ≤ T <sub>J</sub> ≤ 125°C	4.9	4.6		4.6		4.54			
				0.1		0.18		0.18		0.18	V	
Vo	Output swing	-40°C ≤ T <sub>J</sub> ≤	125°C	0.1		0.24		0.24		0.28		
		$R_L = 600 \Omega$		4.7	4.5		4.5		4.5		V	
		$R_L = 600 \Omega$ ,	–40°C ≤ T <sub>J</sub> ≤ 125°C	4.7	4.24		4.24		4.28			
				0.3		0.5		0.5		0.5	V	
		-40°C ≤ T <sub>J</sub> ≤		0.3		0.65		0.65		0.8		
		Sourcing	V <sub>O</sub> = 0 V 24	24	16		16		16		mA	
I <sub>SC</sub>	Output short circuit	Sourcing	$V_{O} = 0 \text{ V } 24$ -40°C \le T_{J} \le 125°C	24	11		11		9	IIIA		
50	current	Circlein o	V <sub>O</sub> = 5 V	19	11		11		11		A	
		Sinking	$V_{O} = 5 \text{ V}$ $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	19	7.5		7.5		5.8		mA	
Is	Supply current			0.5		0.85		0.85		0.85	mA	
5	EE-A	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le$	125°C	0.5		1		1		1		

<sup>(1)</sup> Typical values represent the most likely parametric normal.

<sup>(2)</sup> When operated at temperature between -40°C and 85°C, the LMC7101Q-Q1 will meet LMC7101BI specifications.



## 6.9 DC Electrical Characteristics: 15 V

Unless otherwise specified all limits specified for T.

			s specified for T <sub>J</sub> =		LMC71		LMC710		LMC71010				
	PARAMETER	TE	ST CONDITIONS	TYP <sup>(1)</sup>	MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
/os	Input offset voltage			0.11							mV		
rcv <sub>os</sub>	Input offset voltage average drift			1							μV/°C		
В	Input current	–40°C ≤ T <sub>J</sub>	≤ 125°C	1		64		64		1000	pА		
os	Input offset current	–40°C ≤ T <sub>J</sub>	≤ 125°C	0.5		32		32		2000	pА		
R <sub>IN</sub>	Input resistance			>1							Tera Ω		
CMDD Common-mode		0 V ≤ V <sub>CM</sub> ≤ 15 V LMC7101Q-Q1 at 125 0.2 V ≤ V <sub>CM</sub> ≤ 14.8 V		82	70		65		65				
CMRR	rejection ratio	0 V ≤ V <sub>CM</sub> : LMC7101C 0.2 V ≤ V <sub>CI</sub> -40°C ≤ T <sub>J</sub>	Q-Q1 at 125°C <sub>M</sub> ≤ 14.8 V	82	65		60		60		dB		
		V <sup>+</sup> = 5 V to V <sup>-</sup> = 0 V, V		82	70		65		65				
+PSRR	Positive power supply rejection ratio	$V^{+} = 5 \text{ V to } 15 \text{ V}$ $V^{-} = 0 \text{ V}, \text{ V}_{O} = 1.5 \text{ V}$ $-40^{\circ}\text{C} \leq \text{T}_{J} \leq 125^{\circ}\text{C}$		82	65		62		62		dB		
	Negative power	$V^{-} = -5 V t$ $V^{+} = 0 V, V$		82	70		65		65				
-PSRR	Negative power supply rejection ratio	$V^{-} = -5 V t$ $V^{+} = 0 V, V$ $-40^{\circ}C \le T_{J}$	′ <sub>O</sub> = −1.5 V	82	65		62		62		dB		
V <sub>см</sub>	Input common-mode voltage range	$V^+ = 5 V$ For CMRR $\ge 50 \text{ dB}$		-0.3	-0.2		-0.2		-0.2				
		V <sup>+</sup> = 5 V For CMRR -40°C ≤ T <sub>J</sub>		-0.3	0		0		0.2		V		
				15.3		15.2		15.2		15.2	V max		
		-40°C ≤ T <sub>J</sub>	≤ 125°C	15.3		15		15		14.8	v IIIax		
			$R_L = 2 k\Omega$	340	80		80		80				
		Sourcing	$R_{L} = 2 \text{ k}\Omega$ $-40^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$	340	40		40		30		V/mV		
$A_{V}$	Large signal voltage		$R_L = 2 k\Omega$	24	15		15		15		*******		
•V	gain <sup>(3)</sup>	Sinking	$R_L = 2 \text{ k}\Omega$ $-40^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$	24	10		10		4				
		Sourcing		300	34		34		34				
		Sinking	$R_L = 600 \Omega$	15	6		6		6		V/mV		
2 <sub>IN</sub>	Input capacitance			3							pF		
		$V^{+} = 15 V$ $R_{L} = 2 k\Omega$		14.7	14.4		14.4		14.4				
		$V^{+} = 15 \text{ V}$ $R_{L} = 2 \text{ k}\Omega$ $-40^{\circ}\text{C} \leq T_{J}$	≤ 125°C	14.7	14.2		14.2		14.2		V		
				0.16		0.32		0.32		0.32	V		
,	Output owing	-40°C ≤ T <sub>J</sub>	≤ 125°C	0.16		0.45		0.45		0.45	v		
/ <sub>0</sub>	Output swing	$V^{+} = 15 \text{ V}$ $R_{L} = 600 \Omega$	!	14.1	13.4		13.4		13.4				
	,		$V^{+} = 15 \text{ V}$ $R_{L} = 600 \Omega$ $-40^{\circ}\text{C} \leq T_{J}$		14.1	13		13		12.85		V	
		10 0 1 1 1 1 20 0		0.5		1		1		1	W		
		–40°C ≤ T <sub>.J</sub>	≤ 125°C	0.5		1.3		1.3		1.5	V		

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated

 <sup>(1)</sup> Typical values represent the most likely parametric normal.
 (2) When operated at temperature between -40°C and 85°C, the LMC7101Q-Q1 will meet LMC7101BI specifications.

<sup>(3)</sup>  $V^+$  = 15 V,  $V_{CM}$  = 1.5 V and  $R_L$  connect to 7.5 V. For sourcing tests, 7.5 V  $\leq$   $V_O \leq$  12.5 V. For sinking tests, 2.5 V  $\leq$   $V_O \leq$  7.5 V.



## DC Electrical Characteristics: 15 V (continued)

Unless otherwise specified, all limits specified for  $T_J$  = 25°C,  $V^+$  = 15 V,  $V^-$  = 0 V,  $V_{CM}$  = 1.5 V,  $V_O$  =  $V^+$  / 2 and  $R_L$  = 1 M $\Omega$ .

PARAMETER		TE	ST CONDITIONS	TYP <sup>(1)</sup>	LMC710	)1AI	LMC7101	ВІ	LMC7101Q-Q1 <sup>(2)</sup>		UNIT
		I E	SI CONDITIONS	ITP\'	MIN	MAX	MIN	MAX	MIN	MAX	ONII
			V <sub>O</sub> = 0 V	50	30		30		30		
	Output short circuit current <sup>(4)</sup>	Sourcing	$V_O = 0 V$ $-40$ °C $\leq T_J \leq 125$ °C	50	20		20		20		mA
I <sub>SC</sub>			V <sub>O</sub> = 12 V	50	30		30		30		mA
		Sinking	$V_{O} = 12 \text{ V}$ -40°C \le T_{J} \le 125°C	50	20		20		20		
	Supply current			0.0		1.5		1.5		1.5	Α
I <sub>S</sub>		-40°C ≤ T <sub>J</sub> ≤ 125°C		0.8		1.71		1.71		1.75	mA

<sup>(4)</sup> Do not short circuit output to V+ when V+ is greater than 12 V or reliability will be adversely affected.

## 6.10 AC Electrical Characteristics: 5 V

Unless otherwise specified, all limits specified for  $T_J = 25$ °C,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = 1.5$  V,  $V_O = V^+ / 2$  and  $R_L = 1$  M $\Omega$ .

	PARAMETER	TEST CONDITIONS	TYP <sup>(1)</sup>	LMC7101AI LIMIT <sup>(2)</sup>	LMC7101BI LIMIT <sup>(2)</sup>	UNIT
THD	Total harmonic distortion	$f = 10 \text{ kHz}, A_V = -2$ $R_L = 10 \text{ k}\Omega, V_O = 4 \text{ V}_{PP}$	0.01%			
SR	Slew rate		1			V/µs
GBW	Gain bandwidth product		1			MHz

<sup>(1)</sup> Typical values represent the most likely parametric normal.

#### 6.11 AC Electrical Characteristics: 15 V

Unless otherwise specified, all limits specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 15$  V,  $V^- = 0$  V,  $V_{CM} = 1.5$  V,  $V_O = V^+ / 2$  and  $R_L = 1$  M $\Omega$ .

PARAMETER		TEST CONDITIONS	TYP <sup>(1)</sup>	LMC710	1AI	LMC710	1BI	LMC7101	Q-Q1 <sup>(2)</sup>	UNIT
	PARAMETER	TEST CONDITIONS	ITP	MIN	MAX	MIN	MAX	MIN	MAX	UNII
CD	Slew rate <sup>(3)</sup>	V <sup>+</sup> = 15 V	1.1	0.5		0.5		0.5		V/µs
SR	Siew rate (*)	$V^{+} = 15 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$	1.1	0.4		0.4		0.4		min
GBW	Gain-bandwidth product	V <sup>+</sup> = 15 V	1.1							MHz
$\phi_{\text{m}}$	Phase margin		45							deg
G <sub>m</sub>	Gain margin		10							dB
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz, V <sub>CM</sub> = 1 V	37							$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
In	Input-referred current noise	f = 1 kHz	1.5							$\frac{fA}{\sqrt{Hz}}$
THD	Total harmonic distortion	$\begin{split} f &= 10 \text{ kHz, } A_V = -2 \\ R_L &= 10 \text{ k}\Omega \\ V_O &= 8.5 \text{ V}_{PP} \end{split}$	0.01%							

<sup>(1)</sup> Typical values represent the most likely parametric normal.

(2) When operated at temperature between -40°C and 85°C, the LMC7101Q-Q1 will meet LMC7101BI specifications.

<sup>(2)</sup> All limits are specified by testing or statistical analysis.


<sup>(3)</sup> V<sup>+</sup> = 15 V. Connected as a voltage follower with a 10-V step input. Number specified is the slower of the positive and negative slew rates. R<sub>L</sub> = 100 kΩ connected to 7.5 V. Amplifier excited with 1 kHz to produce V<sub>O</sub> = 10 V<sub>PP</sub>.

# TEXAS INSTRUMENTS

## 6.12 Typical Characteristics

## 6.12.1 Typical Characteristics: 2.7 V

 $V^{+}$  = 2.7 V,  $V^{-}$  = 0 V,  $T_{A}$  = 25°C, unless otherwise specified.




Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated




## Typical Characteristics: 2.7 V (continued)




## 6.12.2 Typical Characteristics: 3 V

 $V^+ = 3 V$ ,  $V^- = 0 V$ ,  $T_A = 25$ °C, unless otherwise specified.




## TEXAS INSTRUMENTS

## Typical Characteristics: 3 V (continued)



#### 6.12.3 Typical Characteristics: 5 V

 $V^+ = 5 \text{ V}, V^- = 0 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise specified.}$ 




Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated




## Typical Characteristics: 5 V (continued)




## 6.12.4 Typical Characteristics: 15 V


 $V^+ = +15 \text{ V}, V^- = 0 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise specified.}$ 




# TEXAS INSTRUMENTS








## TEXAS INSTRUMENTS












Figure 43. Inverting Small Signal Pulse Response


TIME  $(1\mu s/DIV)$ Figure 44. Inverting Small Signal Pulse Response






TIME  $(1 \mu s/DIV)$ Figure 45. Inverting Small Signal Pulse Response

TIME  $(1 \mu s/DIV)$ Figure 46. Inverting Large Signal Pulse Response







TIME  $(1\mu s/DIV)$ Figure 47. Inverting Large Signal Pulse Response

TIME  $(1\mu s/DIV)$ Figure 48. Inverting Large Signal Pulse Response

# TEXAS INSTRUMENTS










## 7 Detailed Description

#### 7.1 Overview

The LMC7101 is a single channel, low-power operational amplifier available in a space-saving SOT-23 package, offering rail-to-rail input and output operation across a wide range of power supply configurations. The LMC7101Q-Q1 is the automotive Q-grade variant.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

## 7.3.1 Benefits of the LMC7101 Tiny Amplifier

#### 7.3.1.1 Size

The small footprint of the SOT-23-5 packaged tiny amplifier, (0.12 x 0.118 inches, 3.05 x 3 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

#### 7.3.1.2 Height

The 0.056 inches (1.43 mm) height of the tiny amplifier makes is suitable for use in a wide range of portable applications in which a thin profile is required.

## 7.3.1.3 Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the tiny amplifier can be placed closer to the signal source, thus reducing noise pickup and increasing signal integrity. The tiny amplifier can also be placed next to the signal destination, such as a buffer, for the reference of an analog-to-digital converter.

#### 7.3.1.4 Simplified Board Layout

The tiny amplifier can simplify board layout in several ways. Avoid long PCB traces by correctly placing amplifiers instead of routing signals to a dual or quad device.

By using multiple tiny amplifiers instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

#### 7.3.1.5 Low THD

The high open-loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10-k $\Omega$  load at 5-V supplies. This makes the tiny amplifier an excellent for audio, modems, and low frequency signal processing.

#### 7.3.1.6 Low Supply Current

The typical 0.5-mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

20 Submit Documentation Feedback Copyright © 1999-2015, Texas Instruments Incorporated



## **Feature Description (continued)**

#### 7.3.1.7 Wide Voltage Range

The LMC7101 is characterized at 15 V, 5 V and 3 V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.


#### 7.4 Device Functional Modes

#### 7.4.1 Input Common Mode

#### 7.4.1.1 Voltage Range

The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. Figure 61 shows an input voltage exceeding both supplies with no resulting phase inversion of the output.

The absolute maximum input voltage is 300-mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in Figure 62, can cause excessive current to flow in or out of the input pins, thus adversely affecting reliability.



Applications that exceed this rating must externally limit the maximum input current to ±5 mA with an input resistor as shown in Figure 63.




Figure 63. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltage

Copyright © 1999–2015, Texas Instruments Incorporated Submit Documentation Feedback



## Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Rail-to-Rail Output

The approximate output resistance of the LMC7101 is 180- $\Omega$  sourcing and 130- $\Omega$  sinking at  $V_S = 3$  V and 110- $\Omega$ sourcing and  $80-\Omega$  sinking at  $V_S = 5$  V. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

#### 8.1.2 Capacitive Load Tolerance

The LMC7101 can typically directly drive a 100-pF load with  $V_S = 15$  V at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of operational amplifiers. The combination of the output impedance and the capacitive load of the operational amplifier induces phase lag, which results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 64. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




Figure 64. Resistive Isolation of a 330-pF Capacitive Load

#### 8.1.3 Compensating for Input Capacitance When Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually > 500 k $\Omega$ ) the large feed back resistance can react with the input capacitance due to transducers, photo diodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 65), C<sub>f</sub> is first estimated by Equation 1 and Equation 2, which typically provides significant overcompensation.

$$\frac{1}{2\pi R_1 C_{IN}} \ge \frac{1}{2\pi R_2 C_f} \tag{1}$$

$$R_1 C_{IN} \le R_2 C_f \tag{2}$$

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for C<sub>F</sub> may be different. The values of C<sub>F</sub> must be checked on the actual circuit (refer to CMOS Quad Operational Amplifier (SNOSBZ3) for a more detailed discussion).

Submit Documentation Feedback



## **Application Information (continued)**




Figure 65. Cancelling the Effect of Input Capacitance

## 8.2 Typical Application

Figure 66 shows a high input impedance noninverting circuit. This circuit gives a closed-loop gain equal to the ratio of the sum of R1 and R2 to R1 and a closed-loop 3-dB bandwidth equal to the amplifier unity-gain frequency divided by the closed-loop gain. This design has the benefit of a very high input impedance, which is equal to the differential input impedance multiplied by loop gain. (Open loop gain/Closed loop gain.) In DC coupled applications, input impedance is not as important as input current and its voltage drop across the source resistance. The amplifier output will go into saturation if the input is allowed to float, which may be important if the amplifier must be switched from source to source.




Figure 66. Example Application

Submit Documentation Feedback



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this example application, the supply voltage is 5 V, and 100 x ±5% of noninverting gain is necessary. The signal input impedance is approximately 10 k $\Omega$ .

#### 8.2.2 Detailed Design Procedure

Use the equation for a noninverting amplifier configuration; G = 1 + R2 / R1, set R1 to 10 k $\Omega$ , and R2 to 99 x the value of R1, which would be 990 k $\Omega$ . Replacing the 990-k $\Omega$  resistor with a more readily available 1-M $\Omega$  resistor will result in a gain of 101, which is within the desired gain tolerance. The gain-frequency characteristic of the amplifier and its feedback network must be such that oscillation does not occur. To meet this condition, the phase shift through amplifier and feedback network must never exceed 180° for any frequency where the gain of the amplifier and its feedback network is greater than unity. In practical applications, the phase shift must not approach 180° because this is the situation of conditional stability. The most critical case occurs when the attenuation of the feedback network is zero.

## 8.2.3 Application Curve




Figure 67. Output Response

24

Copyright © 1999-2015, Texas Instruments Incorporated



## 9 Power Supply Recommendations

For proper operation, the power supplies must be decoupled. For supply decoupling, TI recommends placing 10-nF to 1- $\mu$ F capacitors as close as possible to the operational-amplifier power supply pins. For single supply configurations, place a capacitor between the V<sup>+</sup> and V<sup>-</sup> supply pins. For dual supply configurations, place one capacitor between V<sup>+</sup> and ground, and place a second capacitor between V<sup>-</sup> and ground. Bypass capacitors must have a low ESR of less than 0.1  $\Omega$ .

## 10 Layout

## 10.1 Layout Guidelines

Care must be taken to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. A ground plane underneath the device is recommended; any bypass components to ground must have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins will lower the power-supply inductance and provide a more stable power supply.

The feedback components must be placed as close as possible to the device to minimize stray parasitics.

## 10.2 Layout Example




Figure 68. LMC7101 Example Layout

Submit Documentation Feedback



## 11 Device and Documentation Support

## 11.1 Documentation Support

For additional information, see LMC660 CMOS Quad Operational Amplifier (SNOSBZ3).

#### 11.2 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMC7101	Click here	Click here	Click here	Click here	Click here
LMC7101Q-Q1	Click here	Click here	Click here	Click here	Click here

## 11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





8-Apr-2015

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMC7101AIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A00A	
LMC7101AIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00A	Samples
LMC7101AIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	A00A	
LMC7101AIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00A	Samples
LMC7101BIM5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A00B	
LMC7101BIM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00B	Samples
LMC7101BIM5X	NRND	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 85	A00B	
LMC7101BIM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A00B	Samples
LMC7101QM5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT6A	Samples
LMC7101QM5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AT6A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

8-Apr-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC7101AIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101AIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5X	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101BIM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101QM5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMC7101QM5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 20-Dec-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC7101AIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7101AIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7101AIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7101AIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7101BIM5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7101BIM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7101BIM5X	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7101BIM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMC7101QM5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMC7101QM5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P








## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.








## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.