

Features

- Exceeds Requirements of EIA-485 Standard
- Data Rate: 20Mbps or 500Kbps
- Up to 256 Nodes on a Bus (1/8 unit load)
- Full Fail-safe Receiver (Open, Short, Terminated)
- Wide Supply Voltage 3V to 5.5V
- 1.65V to Vcc Supply for Digital IOs
- Bus-Pin Protection:
 - ± 18 kV HBM ESD
 - ± 15 kV IEC61000-4-2 Contact Discharge
 - ± 15 kV IEC61000-4-2 Air Discharge

Description


The TPT4181 is a 3.0 V to 5.5 V, IEC electrostatic discharge (ESD) protected RS-485 transceiver, and the device can support ± 15 kV Contact Discharge on the transceiver bus pins without damage. The TPT4181 features a VIO logic supply pin allowing a flexible digital interface capable of operating as low as 1.65 V.

Transmitters in this family deliver exceptional differential output voltages into the RS-485 required 54Ω load. Receiver (Rx) inputs feature a “Full Fail-Safe” design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or on a terminated but undriven bus. The TPT4181 is available in an DFN3X3-10L package, and is characterized from -40°C to 125°C .


Applications

- Factory Automation
- Field Bus Networks
- Industrial/Process Control Networks
- Communication Infrastructure

Simplified Schematic



Typical RS-485 Network




Revision History

Date	Revision	Notes
2018/12/20	Rev. Pre 0	Initial Definition
2019/04/08	Rev. Pre 0.1	Add package information
2019/08/06	Rev. Pre 0.2	Update ESD data
2019/09/03	Rev. Pre 0.3	Update Electrical data
2019/09/27	Rev. Pre 0.4	Update thermal data
2019/09/30	Rev. 0	Final datasheet Rev. 0
2019/12/30	Rev. A	Production update tsk spec
2020/3/24	Rev. B	Update ESD data, absolute rating for A/B bus pin
2020/10/21	Rev. C	Update the package information

Pin Configuration and Functions

**TPT4181
DFN3X3-10L**



Pin No.	Pin Name	I/O	Description
1	VIO	Logic Supply	1.65 V to Vcc supply for logic I/O signals R, RE, D, DE, and SLR)
2	R	Digital Output	Receive data output
3	DE	Digital Input	Driver enable input
4	/RE	Digital Input	Receiver enable input
5	D	Digital Input	Transmission data input
6	GND	Reference Potential	Local device ground
7	SLR	Digital Input	Slew rate select: Low = 20 Mbps, High = 500 kbps. Default output is 20 Mbps if SLR is floated
8	A	Bus I/O	Digital bus I/O, A
9	B	Bus I/O	Digital bus I/O, B
10	VCC	Bus Supply	3 V to 5.5 V supply for A and B bus lines

Order Information

Model Name	Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity
TPT4181	TPT4181L1-DF8R	-40 to 125°C	10-Pin DFN3X3	T4181	MSL1	Tape and Reel, 4000

Absolute Maximum Ratings

Parameters	Rating
V _{IO} to GND	-0.3V to +7V
V _{CC} to GND	-0.3V to +7V
Voltage at Logic pin: DI, DE, /RE, RO	-0.3V to V _{CC} + 0.3V
Voltage at Bus pin: A, B	-15V to +15V
Operating Temperature Range	-40°C to 125°C
Storage Temperature Range	-65°C to 150°C
Maximum Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec)	260°C

(1) Stresses beyond the *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*.

ESD Rating

		Value	Unit
IEC-61000-4-2, Contact Discharge	Bus Pin	15	kV
IEC-61000-4-2, Air-Gap Discharge	Bus Pin	15	kV
HBM, per ANSI/ESDA/JEDEC JS-001 / ANSI/ESD STM5.5.1	Bus Pin	18	kV
	All Pin Except Bus Pin	4	kV
CDM, per ANSI/ESDA/JEDEC JS-002	All Pin	1	kV

Recommended Operating Conditions

Parameters	Spec
V _{IO}	1.65V to V _{CC}
V _{CC}	3V to 5.5V
Voltage at Logic pin: DI, DE, /RE, RO	= V _{IO}
Voltage at Bus pin: A, B	-7V to +12V
Operating Temperature Range	-40°C to 125°C

Electrical Characteristics

All test condition is $V_{CC} = 3.3V\sim5.0V$, $T_A = -40 \sim +125^\circ C$

Symbol	PARAMETER	TEST CONDITIONS	Min	Max	UNIT	
$ V_{OD} $	Driver differential output voltage magnitude	$R_L = 60 \Omega$, 375Ω on A/B: $-7 V$ to $12V$, $V_{CC}=3.3V$	1.5	1.9	V	
		$R_L = 60 \Omega$, 375Ω on A/B: $-7 V$ to $12V$, $V_{CC}=5V$	2.0	3.0	V	
		$R_L = 54 \Omega$, $V_{CC}=3.3V$	1.5	2.0	V	
		$R_L = 54 \Omega$, $V_{CC}=5.0V$	2.0	3.0		
		$R_L = 100 \Omega$, $V_{CC} = 3.3V$	1.5	2.3		
		$R_L = 100 \Omega$, $V_{CC} = 5.0V$	2.0	3.5	V	
$\Delta V_{OD} $	Change in magnitude of driver differential output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$, 375Ω on A/B: $-7 V$ to $12V$, $V_{CC}=3.3V$	-50	50	mV	
$V_{OC(ss)}$	Steady-state common-mode output voltage	Center of two $27-\Omega$ load resistors	1	$V_{CC}/2$	V	
ΔV_{OC}	Change in differential driver output common-mode voltage		-50	50	mV	
$V_{OC(PP)}$	Peak-to-peak driver common-mode output voltage		500		mV	
C_{OD}	Differential output capacitance		15		pF	
V_{IT+}	Positive-going receiver differential input voltage threshold		-100	-20	mV	
V_{IT-}	Negative-going receiver differential input voltage threshold		-220	-150	mV	
V_{HYS}	Receiver differential input voltage threshold hysteresis ($V_{IT+} - V_{IT-}$)		50		mV	
V_{OH}	Receiver high-level output voltage	$V_L = 1.65 V$, $I_{OH} = -2 mA$	1.3	1.5	V	
		$V_L = 3 V$, $I_{OH} = -2 mA$	2.8	2.9		
V_{OL}	Receiver low-level output voltage	$V_L = 1.65 V$, $I_{OL} = 2 mA$	0.13	0.35	V	
		$V_L = 3 V$, $I_{OL} = 2 mA$	0.07	0.2		
V_{IH}	Input High Logic Leve	D, DE, /RE	2/3 V_L		V	
V_{IL}	Input Low Logic Leve	D, DE, /RE		1/3 V_L	V	
I_{IN}	Driver input, driver enable, and receiver enable input current	D, DE, /RE	-5	5	μA	
I_{OZ}	Receiver output high-Z current	$V_O = 0 V$ or V_L , RE at V_L	-1	1	μA	
I_{OS}	Driver short-circuit output current	$V_A V_B = -7V \sim 12V$	-250	250	mA	
		A, B short	-120	120	mA	
I_{IAB}	Bus input current (disabled driver)	$V_L = 1.8 V$, DE at 0 V	100	150	μA	
		$V_{CC} = 5.0 V$, or $V_{CC} = 0 V$	$V_I = -7 V$,	-100	-50	μA
I_{CC}	Supply current (quiescent), 20Mbps	Driver and Receiver enabled	DE= V_L , RE = GND, No load	2200	μA	
		Driver enabled, receiver disabled	DE= V_{CC} , RE = V_L , No load	350	560	μA
		Driver disabled, receiver enabled	DE=GND, RE = GND, No load	1000	2000	μA
		Driver and receiver disabled	DE=GND, RE = V_L , No load	-2	2	μA

I _{CC}	Supply current (quiescent), 500Kbps	Driver and Receiver enabled	DE=V _L , RE = GND, No load	850	µA
		Driver enabled, receiver disabled	DE=V _{CC} , RE = V _L , No load	400	600
		Driver disabled, receiver enabled	DE=GND, RE = GND, No load	400	600
		Driver and receiver disabled	DE=GND, RE = V _L , No load	-2	2

Switching Characteristics, V_{CC}=V_L=3.0V (Test in 20Mbps mode)

Parameter	Conditions	Min	Typ	Max	Units
Driver					
t _r , t _f	Driver differential-output rise and fall times	RL = 54 Ω, CL=50pF See Figure 2		10	ns
t _{PHL} , t _{PLH}	Driver propagation delay			22	
t _{SK(P)}	Driver pulse skew, t _{PHL} – t _{PLH}			3	
t _{PHZ} , t _{PLZ}	Driver disable time	Receiver enabled		26	ns
		Receiver disabled		26	
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled		26	ns
		Receiver disabled		2400	
Receiver					
t _{PHL} , t _{PLH}	Receiver propagation delay time	See Figure 3		40	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} – t _{PLH}			7	
t _{PHZ} , t _{PLZ}	Receiver disable time	Driver enabled		25	ns
		Driver disabled		25	
t _{PZH} , t _{PZL}	Receiver enable time	Driver enabled		80	ns
		Driver disabled		2500	
				125	
				3500	

Switching Characteristics, Vcc=VL=3.0V (Test in 500Kbps mode)

Parameter		Conditions		Min	Typ	Max	Units
Driver							
t _r , t _f	Driver differential-output rise and fall times	RL = 54 Ω, CL=50pF	See Figure 2		400		ns
t _{PHL} , t _{PLH}	Driver propagation delay				280	400	
t _{SK(P)}	Driver pulse skew, t _{PHL} – t _{PLH}				5	20	
t _{PHZ} , t _{PLZ}	Driver disable time	Receiver enabled	See Figure 3		48	90	ns
		Receiver disabled			48	90	
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled			300	500	ns
		Receiver disabled			2700	3500	
Receiver							
t _{PHL} , t _{PLH}	Receiver propagation delay time				110	200	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} – t _{PLH}				15	28	
t _{PHZ} , t _{PLZ}	Receiver disable time	Driver enabled	See Figure 6		28	50	ns
		Driver disabled			28	50	
t _{PZH} , t _{PZL}	Receiver enable time	Driver enabled			135	180	ns
		Driver disabled			2600	3500	

Test Circuits and Waveforms




Figure 1A. V_{OD} and V_{OC}




Figure 1B. V_{OD} with Common Mode Load

FIGURE 1. DC Driver Test Circuits




Figure 2A. Test Circuit





Figure 2. Driver Propagation Delay and Differential Transition Times



PARAMETER	OUTPUT	RE	DI	SW	CL (pF)
tPHZ	A/B	X	1/0	GND	15
tPLZ	A/B	X	0/1	VCC	15
tPZH	A/B	0	1/0	GND	100
tPZL	A/B	0	0/1	VCC	100
tPZH(SHDN)	A/B	1	1/0	GND	100
tPZL(SHDN)	A/B	1	0/1	VCC	100

Figure 3A. Test Circuit

Figure 3. Driver Enable and Disable Times




Figure 3B. Measurement Points

Test Circuits and Waveforms (continue)




Figure 4A. Test Circuit




Figure 4B. Measurement Points

Figure 4. Driver Data rate




Figure 5A. Test Circuit





Figure 5B. Measurement Points

Figure 5. Receiver Propagation Delay and Data rate



PARAMETER	DE	A	SW
tPZH	1	+1.5V	GND
tPLZ	1	-1.5V	VCC
tPZH	1	+1.5V	GND
tPLZ	1	-1.5V	VCC
tPZH(SHDN)	0	+1.5V	GND
tPLZ(SHDN)	0	-1.5V	VCC

Figure 6A. Test Circuit




Figure 6B. Measurement Points

Figure 6. Receiver Enable and Disable Times

Package Outline Dimensions

DF8R (DFN3X3-10L)

