

250MHz, Rail-to-Rail Output CMOS Operational Amplifier

1 FEATURES

- **HIGH GAIN BANDWIDTH: 250MHz**
- **RAIL-TO-RAIL OUTPUT**
±1.5mV TYP V_{os}
- **INPUT VOLTAGE RANGE: -0.2V to +3.9V**
with $V_s = 5V$
- **SUPPLY RANGE: +2.5V to +5.5V**
- **SPECIFIED UP TO +125°C**
- **Micro SIZE PACKAGES: SOT23-5**

2 APPLICATIONS

- **AUDIO ADC INPUT BUFFERS**
- **PHOTODIODE PREAMP**
- **HIGH-DENSITY SYSTEMS**
- **PORTABLE SYSTEMS**
- **DRIVING A/D CONVERTERS**

3 DESCRIPTIONS

The RS875X families of voltage-feedback (VFB) products offer low voltage operation, negative-rail input, rail-to-rail output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (250MHz) and slew rate of 180V/us. The op-amps are unity gain stable and feature an ultra-low input bias current.

These amplifiers set an industry-leading power-to-performance ratio for rail-to-rail amplifiers. The RS875X families of operational amplifiers are specified at the full temperature range of -40°C to +125°C under single or dual power supplies of 2.5V to 5.5V.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE(NOM)
RS8751	SOT23-5	2.90mm×1.60mm
	SOIC-8(SOP8)	4.90mm×3.90mm
	MSOP-8	3.00mm×3.00mm
RS8752	SOIC-8(SOP8)	4.90mm×3.90mm
	MSOP-8	3.00mm×3.00mm
	TDFN3×3-8	3.00mm×3.00mm
	TSSOP-8	3.00mm×4.40mm
RS8754	SOIC-14 (SOP14)	8.65mm×3.90mm
	TSSOP-14	5.00mm×4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 Revision History	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 Pin Configuration and Functions (Top View)	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings.....	7
7.3 Recommended Operating Conditions.....	8
7.4 ELECTRICAL CHARACTERISTICS.....	9
7.5 TYPICAL CHARACTERISTICS	10
8 Detailed Description	13
8.1 Overview	13
8.2 Phase Reversal Protection	13
8.3 EMI Rejection Ratio (EMIRR)	13
8.4 EMIRR IN+ Test Configuration	14
9 Application and Implementation	15
9.1 APPLICATION NOTE	15
9.2 Active Filters.....	15
10 LAYOUT	16
10.1 Layout Guidelines	16
10.2 Layout Example	16
11 PACKAGE OUTLINE DIMENSIONS	17
12 TAPE AND REEL INFORMATION	24

4 Revision History

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
C.1	2023/03/02	Added the TAPE AND REEL INFORMATION
C.2	2023/04/17	Update Figure12, Figure13 curve in 7.5 TYPICAL CHARACTERISTICS


5 PACKAGE/ORDERING INFORMATION ⁽¹⁾

Orderable Device	Package Type	Pin	Channel	Op Temp(°C)	Device Marking ⁽²⁾	Package Qty
RS8751XF	SOT23-5	5	1	-40°C ~125°C	8751	Tape and Reel,3000
RS8751BXF	SOT23-5	5	1	-40°C ~125°C	8751B	Tape and Reel,3000
RS8751XK	SOIC-8(SOP8)	8	1	-40°C ~125°C	RS8751	Tape and Reel,4000
RS8751XM	MSOP-8	8	1	-40°C ~125°C	RS8751	Tape and Reel,4000
RS8752XK	SOIC-8(SOP8)	8	2	-40°C ~125°C	RS8752	Tape and Reel,4000
RS8752XM	MSOP-8	8	2	-40°C ~125°C	RS8752	Tape and Reel,4000
RS8752XTDC8	TDFN3x3-8	8	2	-40°C ~125°C	RS8752	Tape and Reel,5000
RS8752XQ	TSSOP-8	8	2	-40°C ~125°C	RS8752	Tape and Reel,4000
RS8754XP	SOIC-14(SOP14)	14	4	-40°C ~125°C	RS8754	Tape and Reel,4000
RS8754XQ	TSSOP-14	14	4	-40°C ~125°C	RS8754	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

6 Pin Configuration and Functions (Top View)




Pin Description

NAME	PIN			I/O ⁽¹⁾	DESCRIPTION
	RS8751	RS8751B	RS8751		
	SOT23-5	SOT23-5	SOIC-8(SOP8)/MSOP-8		
-IN	4	3	2	I	Negative (inverting) input
+IN	3	1	3	I	Positive (noninverting) input
NC ⁽²⁾	-	-	1,5,8	-	No internal connection (can be left floating)
OUT	1	4	6	O	Output
V-	2	2	4	-	Negative (lowest) power supply
V+	5	5	7	-	Positive (highest) power supply

(1) I = Input, O = Output.

(2) There is no internal connection. Typically, GND is the recommended connection to a heat spreading plane.




Pin Description

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION
	SOIC-8(SOP8)/MSOP-8/TDFN3x3-8/TSSOP-8		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
V-	4	-	Negative (lowest) power supply
V+	8	-	Positive (highest) power supply

(1) I = Input, O = Output.

Pin Configuration and Functions (Top View)



Pin Description

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION
	SOIC-14(SOP14)/TSSOP-14		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
-INC	9	I	Inverting input, channel C
+INC	10	I	Noninverting input, channel C
-IND	13	I	Inverting input, channel D
+IND	12	I	Noninverting input, channel D
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
OUTC	8	O	Output, channel C
OUTD	14	O	Output, channel D
V-	11	-	Negative (lowest) power supply
V+	4	-	Positive (highest) power supply

(1) I = Input, O = Output.

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT	
Voltage	Supply, $V_S=(V+) - (V-)$		7	V	
	Signal input pin ⁽²⁾	(V-)-0.5	(V+) +0.5		
	Signal output pin ⁽³⁾	(V-)-0.5	(V+) +0.5		
Current	Signal input pin ⁽²⁾	-10	10	mA	
	Signal output pin ⁽³⁾	-150	150	mA	
	Output short-circuit ⁽⁴⁾	Continuous			
θ_{JA}	Package thermal impedance ⁽⁵⁾	SOT23-5		230	°C/W
		SOIC-8(SOP8)		110.88	
		MSOP-8		165.7	
		SOIC-14(SOP14)		104.5	
		TSSOP-14		89.21	
		TDFN3x3-8		43	
		TSSOP-8		240	
Temperature	Operating range, T_A	-40	125	°C	
	Junction, T_J ⁽⁶⁾	-40	150		
	Storage, T_{stg}	-65	150		

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ± 150 mA or less.

(4) Short-circuit to ground, one amplifier per package.

(5) The package thermal impedance is calculated in accordance with JESD-51.

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 5000	V
		Machine Model (MM)	± 400	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage , $V_S = (V+) - (V-)$	Single-supply	2.5		5.5	V
	Dual-supply	± 1.25		± 2.75	

7.4 ELECTRICAL CHARACTERISTICS

(At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +2$, $R_F = 1\text{K}\Omega$, and $R_L = 1\text{K}\Omega$ connected to $V_S/2$, $V_{IN_CM} = V_S/2$, Full ⁽⁹⁾ = -40°C to $+125^\circ\text{C}$, unless otherwise noted.) ⁽¹⁾

PARAMETER		CONDITIONS	RS8751, RS8752, RS8754			
			MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UINT
POWER SUPPLY						
V_S	Operating Voltage Range		2.5		5.5	V
I_Q	Quiescent Current/Amplifier			2.9	3.5	mA
PSRR	Power-Supply Rejection Ratio	$V_S=2.5\text{V}$ to 5.5V , $V_{CM}=(V-)+0.5\text{V}$	70	90		dB
INPUT						
V_{OS}	Input Offset Voltage	$V_{CM} = V_S/2$	-7.5	± 1.5	7.5	mV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Average Drift	$V_{CM} = V_S/2$, $T_A = -40^\circ\text{C}$ to 125°C		± 4		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current ^{(4) (5)}			± 1	± 10	pA
I_{OS}	Input Offset Current ⁽⁴⁾			± 1	± 10	pA
V_{CM}	Common-Mode Voltage Range	$V_S = 5\text{V}$	-0.2		3.9	V
CMRR	Common-Mode Rejection Ratio	$V_S = 5.5\text{V}$, $V_{CM} = -0.2\text{V}$ to 3.5V	66	85		dB
OUTPUT						
A_{OL}	Open-Loop Voltage Gain	$V_S=5.0\text{V}$, $R_L=1\text{K}\Omega$, $V_o=V_S-0.2\text{V}$	95	110		dB
		$V_S=5.0\text{V}$, $R_L=150\Omega$, $V_o=V_S-0.3\text{V}$	78	85		dB
	Output Swing From Rail	$R_L=1\text{K}\Omega$		23		mV
I_{OUT}	Output Current Source ^{(6) (7)}			85		mA
I_{OUT}	Output Current Sink ^{(6) (7)}			125		mA
FREQUENCY RESPONSE						
	Small-Signal Bandwidth	$V_{OUT}=100\text{mVpp}$, $G=1$		250		MHz
		$V_{OUT}=100\text{mVpp}$, $G=2$		130		MHz
		$V_{OUT}=100\text{mVpp}$, $G=5$		33		MHz
		$V_{OUT}=100\text{mVpp}$, $G=10$		15		MHz
SR	Slew Rate ⁽⁸⁾			180		V/ μs
GBP	Gain-Bandwidth Product			250		MHz
PM	Phase Margin			62		$^\circ$
NOISE						
e_{n-p-p}	Input Voltage Noise	$f = 0.1\text{ Hz}$ to 10 Hz		13		μVpp
e_n	Input Voltage Noise Density	$f = 1\text{ MHz}$		8		$\text{nV}/\sqrt{\text{Hz}}$

NOTE:

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of $T_{J(\text{MAX})}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $PD = (T_{J(\text{MAX})} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.

7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^{\circ}\text{C}$, $V_S = 5\text{V}$, $G = +2$, $R_F = 1\text{K}\Omega$, and $R_L = 1\text{K}\Omega$ connected to $V_S/2$, $V_{IN_CM} = V_S/2$, unless otherwise noted




Figure 1. Non-Inverting Small-Signal Frequency Response




Figure 2. -3dB_GW




Figure 3. -3dB_GW




Figure 4. Frequency Response for Various CL




Figure 5. Frequency Response for Various R_L




Figure 6. AC Response

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +2$, $R_F = 1\text{K}\Omega$, and $R_L = 1\text{K}\Omega$ connected to $V_S/2$, $V_{IN_CM} = V_S/2$, unless otherwise noted




Figure 7. Sink Current vs Temperature




Figure 8. Source Current vs Temperature




Figure 9. Input Bias Current vs Temperature




Figure 10. Small-Signal Step Response




Figure 11. Large-Signal Step Response




Figure 12. Positive Overload Recovery

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $G = +2$, $R_F = 1\text{K}\Omega$, and $R_L = 1\text{K}\Omega$ connected to $V_S/2$, $V_{IN_CM} = V_S/2$, unless otherwise noted




Figure 13. Negative Overload Recovery




Figure 14. Offset Voltage Production Distribution

8 Detailed Description

8.1 Overview

The RS875X devices are unity-gain stable, dual and quad-channel op amps with low noise and distortion. The device consists of a low noise input stage with a folded cascade and a rail-to-rail output stage. This topology exhibits superior noise and distortion performance across a wide range of supply voltages that are not delivered by legacy commodity audio operational amplifiers.

8.2 Phase Reversal Protection

The RS875X family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the RS875X prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in figure 15.




Figure 15. Output Waveform Devoid of Phase Reversal during an Input Overdrive Condition

8.3 EMI Rejection Ratio (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many operational amplifiers is a change in the offset voltage as a result of RF signal rectification. An operational amplifier that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this document provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the operational amplifier. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Operational amplifier input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting operational amplifier inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance.
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input pin can be isolated on a printed-circuit-board (PCB). This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

Detailed Description (continued)

The EMIRR IN+ of the RS875X is plotted versus frequency in Figure 16. If available, any dual and quad operational amplifier device versions have approximately identical EMIRR IN+ performance. The RS875X unity-gain bandwidth is 250MHz. EMIRR performance below this frequency denotes interfering signals that fall within the operational amplifier bandwidth.




Figure 16. RS875X EMIRR vs Frequency

8.4 EMIRR IN+ Test Configuration

Figure 17 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.




Figure 17. EMIRR IN+ Test Configuration Schematic

9 Application and Implementation

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 APPLICATION NOTE

The RS8751, RS8752, RS8754 are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.5V to 5.5V ($\pm 1.25V$ to $\pm 2.75V$). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1uF capacitor placed closely across the supply pins.

9.2 Active Filters

The RS875X family can be used to design active filters. Figure 18 and Figure 19 show MFB and Sallen-key circuits designed using FilterPro™ to implement 2nd order low-pass Butterworth filter circuits. Figure 20 shows the frequency response.




Figure 18. MFB 100 kHz 2nd Order Low-Pass Butterworth Filter Circuit




Figure 19. Sallen-Key 100 kHz 2nd Order Low-Pass Butterworth Filter Circuit




Figure 20. MFB and Sallen-Key 2nd Order Low-Pass Butterworth Filter Response

MFB and Sallen-Key filter circuits offer similar performance. The main difference is the MFB is an inverting amplifier in the pass band and the Sallen-Key is non-inverting. The primary pro for each is the Sallen-Key in unity gain has no resistor gain error term, and thus no sensitivity to gain error, while the MFB has inherently better attenuation properties beyond the bandwidth of the op amp.

10 LAYOUT

10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1uF capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

10.2 Layout Example




Figure 21. Schematic Representation












Figure 22. Layout Example





NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.

11 PACKAGE OUTLINE DIMENSIONS
SOT23-5

RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

MSOP-8

RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.820	1.100	0.032	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.250	0.380	0.010	0.015
c	0.090	0.230	0.004	0.009
D	2.900	3.100	0.114	0.122
e	0.650(BSC)		0.026(BSC)	
E	2.900	3.100	0.114	0.122
E1	4.750	5.050	0.187	0.199
L	0.400	0.800	0.016	0.031
θ	0°	6°	0°	6°

TSSOP-14

RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	4.860	5.100	0.191	0.201
E	4.300	4.500	0.169	0.177
E1	6.250	6.550	0.246	0.258
e	0.650(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

TSSOP-8

RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
E1	6.250	6.550	0.246	0.258
e	0.650(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°

SOIC-8 (SOP8)

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
e	1.270(BSC)		0.050(BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

SOIC-14 (SOP14)

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.310	0.510	0.012	0.020
c	0.100	0.250	0.004	0.010
D	8.450	8.850	0.333	0.348
e	1.270(BSC)		0.050(BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

TDFN3x3-8

TOP VIEW

BOTTOM VIEW

SIDE VIEW


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A2	0.203		0.008	
b	0.300	0.400	0.012	0.016
D	2.900	3.100	0.114	0.122
D1	2.510	2.610	0.099	0.103
E	2.900	3.100	0.114	0.122
E1	1.550	1.650	0.061	0.065
e	0.650 TYP		0.026 TYP	
L	0.350	0.450	0.014	0.018

NOTE:


- A. All linear dimension is in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

12 TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
MSOP-8	13"	12.4	5.20	3.30	1.50	4.0	8.0	2.0	12.0	Q1
TSSOP-14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1
SOIC-8 (SOP8)	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1
SOIC-14 (SOP14)	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TDFN3X3-8	13"	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q1
TSSOP-8	13"	12.4	6.90	3.45	1.65	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.