











**CD4069UB** SCHS054D-NOVEMBER 1998-REVISED FEBRUARY 2016

## **CD4069UB CMOS Hex Inverter**

### **Features**

- Standardized Symmetrical Output Characteristics
- Medium Speed Operation: -t<sub>PHL</sub>, t<sub>PLH</sub> = 30 ns at 10 V (Typical)
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1 µA at 18 V Over Full Package-Temperature Range, 100 nA at 18 V and 25°C
- Meets All Requirements of JEDEC Tentative Standard No. 13B, Standard Specifications for Description of B Series CMOS Devices

## **Applications**

- Logic Inversion
- Pulse Shaping
- Oscillators
- High-Input-Impedance Amplifiers

## 3 Description


The CD4069UB device consist of six CMOS inverter circuits. These devices are intended for all generalpurpose inverter applications where the medium-TTL-drive and logic-level-conversion power capabilities of circuits such as the CD4009 and CD4049 hex inverter and buffers are not required.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)
CD4069UBE	PDIP (14)	19.30 mm × 6.35 mm
CD4069UBF	CDIP (14)	19.56 mm × 6.67 mm
CD4069UBM	SOIC (14)	8.65 mm × 3.91 mm
CD4069UBNSR	SO (14)	10.30 mm × 5.30 mm
CD4069UBPW	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## CD4069UB Functional Diagram





### **Table of Contents**

1	Features 1	8.3 Feature Description13
2	Applications 1	8.4 Device Functional Modes
3	Description 1	9 Application and Implementation 14
4	Revision History2	9.1 Application Information14
5	Pin Configuration and Functions	9.2 Typical Application14
6	Specifications	10 Power Supply Recommendations 16
Ū	6.1 Absolute Maximum Ratings	11 Layout 16
	6.2 ESD Ratings	11.1 Layout Guidelines16
	6.3 Recommended Operating Conditions	11.2 Layout Example16
	6.4 Thermal Information	12 Device and Documentation Support 17
	6.5 Electrical Characteristics – Dynamic	12.1 Device Support
	6.6 Electrical Characteristics – Static	12.2 Documentation Support
	6.7 Typical Characteristics 8	12.3 Community Resource
7	Parameter Measurement Information 9	12.4 Trademarks17
8	Detailed Description	12.5 Electrostatic Discharge Caution
•	8.1 Overview	12.6 Glossary17
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information17

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (August 2003) to Revision D


**Page** 

Submit Documentation Feedback



## 5 Pin Configuration and Functions

D, J, N, NS, and PW Packages 14-Pin PDIP, CDIP, SOIC, SO, and TSSOP Top View



#### **Pin Functions**

PIN		1/0	DECODIDATION
NAME	NO.	I/O	DESCRIPTION
Α	1	I	A input
В	3	1	B input
С	5	1	C input
D	9	I	D input
E	11	I	E input
F	13	1	F input
$G = \overline{A}$	2	0	G output
$H = \overline{B}$	4	0	H output
$I = \overline{C}$	6	0	I output
$J = \overline{D}$	8	0	J output
K = E	10	0	K output
L = F	12	0	L output
V <sub>DD</sub>	14	_	Positive supply
V <sub>SS</sub>	7	_	Negative supply



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{DD}$	DC supply-voltage (voltages referenced to $V_{\rm SS}$	s terminal)	-0.5	20	V
$V_{I}$	Input voltage, all inputs		–0.5 to V <sub>DD</sub>	0.5	V
$I_{IK}$	DC input current, any one input		-10	10	mA
	Power dissipation per package	-55°C to 100°C		500	m\\\/
$P_D$		100°C to 125°C	12	200	mW
	Device dissipation per output transistor	Full range (all package types)		100	mW
	Lead temperature (2)			265	°C
$T_{J}$	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) During soldering at distance 1/16 inch ± 1/32 inch (1.59 mm ± 0.79 mm) from case for 10 s maximum

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±200	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	3	18	V
T <sub>A</sub>	Operating temperature	<b>-</b> 55	125	°C

#### 6.4 Thermal Information

		CD4069UB					
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	J (CDIP)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.9	_	57.9	91.2	122.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	28.5	45.5	48.8	50.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.2	_	37.7	50	63.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.1	_	30.6	15	6.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	48.9	_	37.6	49.6	63.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics - Dynamic

 $T_A$  = 25°C; input  $t_r$ ,  $t_f$  = 20 ns;  $C_L$  = 50 pF;  $R_L$  = 200 k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V <sub>DD</sub> (V) = 5		55	110	
$t_{PLH},t_{PHL}$	Propagation delay time	V <sub>DD</sub> (V) = 10		30	60	ns
	V <sub>DD</sub> (V) = 15		25	50		
		V <sub>DD</sub> (V) = 5		100	200	
$t_{THL}, t_{TLH}$	Transition time	V <sub>DD</sub> (V) = 10		50	100	ns
		V <sub>DD</sub> (V) = 15		40	80	
C <sub>IN</sub>	Input capacitance	Any input		10	15	pF

## 6.6 Electrical Characteristics - Static

 $T_A$  = 25°C; input  $t_r$ ,  $t_f$  = 20 ns;  $C_L$  = 50 pF;  $R_L$  = 200 k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
			T <sub>A</sub> = -55°C			0.25	
		$T_A = -40$ °C			0.25		
	$V_{IN} = 0V \text{ or } 5 \text{ V}$ , $V_{DD} = 5 \text{ V}$	T <sub>A</sub> = 25°C		0.01	0.25		
			T <sub>A</sub> = 85°C			7.5	
			T <sub>A</sub> = 125°C			7.5	
			$T_A = -55$ °C			0.5	
			$T_A = -40$ °C			0.5	
		$V_{IN} = 0 \text{ or } 10 \text{ V}, V_{DD} = 10 \text{ V}$	T <sub>A</sub> = 25°C		0.01	0.5	
			$T_A = 85^{\circ}C$			15	
	Outroport device summent		T <sub>A</sub> = 125°C			15	
I <sub>DD</sub> max	Quiescent device current		$T_A = -55$ °C			1	μA
			$T_A = -40$ °C			1	
		$V_{IN} = 0 \text{ or } 15 \text{ V}, V_{DD} = 15 \text{ V}$	T <sub>A</sub> = 25°C		0.01	1	
			$T_A = 85^{\circ}C$			30	
			T <sub>A</sub> = 125°C			30	
		V <sub>IN</sub> = 0 or 20 V, V <sub>DD</sub> = 20 V	$T_A = -55^{\circ}C$			5	
			$T_A = -40$ °C			5	
			T <sub>A</sub> = 25°C		0.02	5	
			$T_A = 85^{\circ}C$			150	1
			T <sub>A</sub> = 125°C			150	
			$T_A = -55^{\circ}C$	0.64			
			$T_A = -40$ °C	0.61			
		$V_O = 0.4 \text{ V}, V_{IN} = 5 \text{ V}, V_{DD} = 5 \text{ V}$	T <sub>A</sub> = 25°C	0.51	1		
		v DD - 2 v	T <sub>A</sub> = 85°C	0.42			
			T <sub>A</sub> = 125°C	0.36			
			$T_A = -55$ °C	1.6			
			$T_A = -40$ °C	1.5			
I <sub>OL</sub> min	Output low (sink) current	$V_O = 0.5 \text{ V}, V_{IN} = 10 \text{ V}, V_{DD} = 10 \text{ V}$	T <sub>A</sub> = 25°C	1.3	2.6		mA
		ע טט – טט <b>ע</b>	T <sub>A</sub> = 85°C	1.1			
			T <sub>A</sub> = 125°C	0.9			
			$T_A = -55$ °C	4.2			
			T <sub>A</sub> = -40°C	4			
		$V_O = 1.5 \text{ V}, V_{IN} = 15 \text{ V}, V_{DD} = 15 \text{ V}$	T <sub>A</sub> = 25°C	3.4	6.8		
		v <sub>DD</sub> = 13 v	T <sub>A</sub> = 85°C	2.8			
			T <sub>A</sub> = 125°C	2.4			



## **Electrical Characteristics – Static (continued)**

 $T_A$  = 25°C; input  $t_r$ ,  $t_f$  = 20 ns;  $C_L$  = 50 pF;  $R_L$  = 200 k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
			$T_A = -55$ °C	-0.64			
			$T_A = -40$ °C	-0.61			
		$V_O = 4.6 \text{ V}, V_{IN} = 0 \text{ V}, V_{DD} = 5 \text{ V}$	$T_A = 25^{\circ}C$	-0.51	-1		
		V DD = 0 V	T <sub>A</sub> = 85°C	-0.42			
			T <sub>A</sub> = 125°C	-036			
			T <sub>A</sub> = -55°C	-2			
			$T_A = -40$ °C	-1.8			
		$V_O = 2.5 \text{ V}, V_{IN} = 0 \text{ V}, V_{DD} = 5 \text{ V}$	T <sub>A</sub> = 25°C	-1.6	-3.2		
		V DD = 0 V	T <sub>A</sub> = 85°C	-1.3			
l min	Output high (acures) current		T <sub>A</sub> = 125°C	-1.15			A
l <sub>OH</sub> min	Output high (source) current		$T_A = -55$ °C	-1.6			mA
			$T_A = -40$ °C	-1.5			
		$V_O = 9.5 \text{ V}, V_{IN} = 0 \text{ V}, V_{DD} = 10 \text{ V}$	T <sub>A</sub> = 25°C	-1.3	-2.6		
		VDD = 10 V	T <sub>A</sub> = 85°C	-1.1			
			T <sub>A</sub> = 125°C	-0.9			
		$V_{O} = 13.5 \text{ V}, V_{IN} = 0 \text{ V},$ $V_{DD} = 15 \text{ V}$	$T_A = -55$ °C	-4.2			
			$T_A = -40$ °C	-4			
			T <sub>A</sub> = 25°C	-3.4	-6.8		
			T <sub>A</sub> = 85°C	-2.8			
			T <sub>A</sub> = 125°C	-2.4			
		V <sub>IN</sub> = 5 V, V <sub>DD</sub> = 5 V	T <sub>A</sub> = 25°C		0	0.05	
			All other temperatures			0.05	
		V <sub>IN</sub> = 10 V, V <sub>DD</sub> = 10 V	T <sub>A</sub> = 25°C		0	0.05	V
V <sub>OL</sub> max	Low-level output voltage		All other temperatures			0.05	
			T <sub>A</sub> = 25°C		0	0.05	
		$V_{IN} = 15 \text{ V}, V_{DD} = 15 \text{ V}$	All other temperatures			0.05	
			T <sub>A</sub> = 25°C	4.95	5		
		$V_{IN} = 0 \text{ V}, V_{DD} = 5 \text{ V}$	All other temperatures	4.95			
			T <sub>A</sub> = 25°C	9.95	10		
$V_{OH}$ min	High-level output voltage	$V_{IN} = 0 \text{ V}, V_{DD} = 10 \text{ V}$	All other temperatures	9.95			V
			T <sub>A</sub> = 25°C	14.95	15		
		V <sub>IN</sub> = 0 V, V <sub>DD</sub> = 15 V	All other	14.95			
		$V_O = 4.5 \text{ V}, V_{DD} = 5 \text{ V}, \text{ all temperatures}$				1	
V <sub>IL</sub> max	Input low voltage					2	V
v ILIIIa∧	input low voltage	$V_O = 9 \text{ V}, V_{DD} = 10 \text{ V}, \text{ all temperatures}$ $V_O = 13.5 \text{ V}, V_{DD} = 15 \text{ V}, \text{ all temperatures}$				2.5	V
		$V_0 = 13.5 \text{ V}, V_{DD} = 13 \text{ V}, \text{ all te}$ $V_0 = 0.5 \text{ V}, V_{DD} = 5 \text{ V}, \text{ all te}$		4		2.0	
V <sub>IH</sub> min	Input high voltage			8			V
v IHIIIIIII	mpat mgm voltage	$V_O = 1 \text{ V}, V_{DD} = 10 \text{ V}, \text{ all temperatures}$ $V_O = 1.5 \text{ V}, V_{DD} = 15 \text{ V}, \text{ all temperatures}$		12.5			V

Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated




## **Electrical Characteristics – Static (continued)**

 $T_A = 25$ °C; input  $t_r$ ,  $t_f = 20$  ns;  $C_L = 50$  pF;  $R_L = 200$  k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
		-	$T_A = -55$ °C			±01	
			$T_A = -40$ °C			±01	
I <sub>IN</sub> max Input current V <sub>IN</sub>		T <sub>A</sub> = 25°C		±10 <sup>-5</sup>	±1	μΑ	
		T <sub>A</sub> = 85°C			±1		
		T <sub>A</sub> = 125°C			±1		




#### 6.7 Typical Characteristics





### **Typical Characteristics (continued)**



## 7 Parameter Measurement Information




Figure 10. Schematic Diagram of One of Six Identical Inverters

Submit Documentation Feedback Copyright © 1998-2016, Texas Instruments Incorporated



## **Parameter Measurement Information (continued)**




Figure 11. Quiescent Device Current Test Circuit




Figure 12. Noise Immunity Test Circuit




Figure 13. Input Leakage Current Test Circuit

Submit Documentation Feedback



## **Parameter Measurement Information (continued)**




Figure 14. Dynamic Electrical Characteristics Test Circuit and Waveform




Figure 15. Typical Crystal Oscillator Circuit




Figure 16. High-Input Impedance Amplifier



## **Parameter Measurement Information (continued)**




Figure 17. Typical RC Oscillator Circuit




Figure 18. Input Pulse Shaping Circuit




Figure 19. Dynamic Power Dissipation Test Circuit

Submit Documentation Feedback




## 8 Detailed Description

#### 8.1 Overview

The CD4069UB device has six inverter circuits. The recommended operating range is from 3 V to 18 V. The CD4069UB-series types are supplied in 14-pin hermetic dual-in-line ceramic packages (F3A suffix), 14-pin dual-in-line plastic packages (E suffix), 14-pin small-outline packages (M, MT, M96, and NSR suffixes), and 14-pin thin shrink small-outline packages (PW and PWR suffixes).

## 8.2 Functional Block Diagram



#### 8.3 Feature Description

CD4069UB has standardized symmetrical output characteristics and a wide operating voltage range from 3 V to 18 V with quiescent current tested at 20 V. This has a medium operation speed –t<sub>PHL</sub>, t<sub>PLH</sub> = 30 ns (typical) at 10 V. The operating temperature is from –55°C to 125°C. CB4069B meets all requirements of JEDEC tentative standard No. 13B, *Standard Specifications for Description of B Series CMOS Devices*.

#### 8.4 Device Functional Modes

Table 1 shows the functional modes for CD4069UB.

**Table 1. Function Table** 

INPUT A, B, C, D, E, F	OUTPUT G, H, I, J, K, L
Н	L
L	Н



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The CD4069UB device has a low input current of 1  $\mu$ A at 18 V over full package-temperature range and 100 nA at 18 V, 25°C. This device has a wide operating voltage range from 3 V to 18 V and used in high voltage applications.

## 9.2 Typical Application




Figure 20. CD4069UB Application

#### 9.2.1 Design Requirements

The CD4069UB device is the industry's highest logic inverter operating at 18 V under recommended conditions. The lower drive capabilities makes it suitable for driving light loads like LED and greatly reduces chances of overshoots and undershoots.

## 9.2.2 Detailed Design Procedure


The recommended input conditions for Figure 20 includes rise time and fall time specifications (see  $\Delta t/\Delta V$  in Recommended Operating Conditions) and specified high and low levels (see  $V_{IH}$  and  $V_{IL}$  in Recommended Operating Conditions). Inputs are not overvoltage tolerant and must be below  $V_{CC}$  level because of the presence of input clamp diodes to  $V_{CC}$ .

The recommended output condition for the CD4069UB application includes specific load currents. Load currents must be limited so as to not exceed the total power (continuous current through  $V_{CC}$  or GND) for the device. These limits are located in the *Absolute Maximum Ratings*. Outputs must not be pulled above  $V_{CC}$ .



## **Typical Application (continued)**

### 9.2.3 Application Curves



Copyright © 1998-2016, Texas Instruments Incorporated



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple  $V_{CC}$  pins, then TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

## 11 Layout


#### 11.1 Layout Guidelines


When using multiple bit logic devices, inputs must never float.

In many cases, digital logic device functions or parts of these functions are unused (for example, when only two inputs of a triple-input and gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. This rule must be observed under all circumstances specified in the next paragraph.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. See the application note, *Implications of Slow or Floating CMOS Inputs* (SCBA004), for more information on the effects of floating inputs. The logic level must apply to any particular unused input depending on the function of the device. Generally, they are tied to GND or V<sub>CC</sub> (whichever is convenient).

#### 11.2 Layout Example





Submit Documentation Feedback



## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

#### 12.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Apr-2017

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4069UBE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4069UBE	Samples
CD4069UBEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4069UBE	Samples
CD4069UBF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4069UBF	Samples
CD4069UBF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4069UBF3A	Samples
CD4069UBM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM	Samples
CD4069UBM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CD4069UBM	Samples
CD4069UBMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM	Samples
CD4069UBMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UBM	Samples
CD4069UBNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UB	Samples
CD4069UBNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4069UB	Samples
CD4069UBPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM069UB	Samples
CD4069UBPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM069UB	Samples
CD4069UBPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM069UB	Samples
CD4069UBPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CM069UB	Samples
JM38510/17401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 17401BCA	Samples
M38510/17401BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 17401BCA	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

## PACKAGE OPTION ADDENDUM



15-Apr-2017

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4069UB, CD4069UB-MIL:

Catalog: CD4069UB

Military: CD4069UB-MIL

NOTE: Qualified Version Definitions:





15-Apr-2017

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2016

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4069UBM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4069UBM96	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.3	8.0	16.0	Q1
CD4069UBMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4069UBNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4069UBPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4069UBPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Feb-2016



\*All dimensions are nominal

All ulfrierisions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4069UBM96	SOIC	D	14	2500	367.0	367.0	38.0
CD4069UBM96	SOIC	D	14	2500	364.0	364.0	27.0
CD4069UBMT	SOIC	D	14	250	367.0	367.0	38.0
CD4069UBNSR	SO	NS	14	2000	367.0	367.0	38.0
CD4069UBPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
CD4069UBPWR	TSSOP	PW	14	2000	364.0	364.0	27.0

## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.