

Automotive-grade dual N-channel 60 V, 22.5 mΩ typ., 7.8 A STripFET™ F3 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data




Figure 1: Internal schematic diagram




Table 1: Device summary

Order code	Marking	Package	Packing
STL8DN6LF3	8DN6LF3	PowerFLAT™ 5x6 double island	Tape and reel

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL8DN6LF3	60 V	30 mΩ	7.8 A

- AEC-Q101 qualified
- Logic level V_{GS(th)}
- 175 °C junction temperature
- 100 % avalanche rated
- Wettable flank package



Applications

- Switching applications

Description

This device is a dual N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves).....	6
3	Test circuits	8
4	Package information	9
	4.1 PowerFLAT™ 5x6 WF type R package information.....	9
	4.2 PowerFLAT™ 5x6 WF packing information	12
5	Revision history	14

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±20	V
V _{DS}	Drain-source voltage	60	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	20	A
I _D	Drain current (continuous) at T _C = 100 °C	20	A
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	7.8	A
	Drain current (continuous) at T _{pcb} = 100 °C	5.5	A
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	31.2	A
P _{TOT}	Total dissipation at T _C = 25 °C	65	W
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25 °C	4.3	W
I _{AV}	Non-repetitive avalanche current	7.8	A
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	190	mJ
T _j	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range		°C

Notes:

⁽¹⁾Current is limited by bonding, with R_{thJC} = 2.3 °C/W; the chip is able to carry 30 A at 25 °C.

⁽²⁾When mounted on an 1 inch² 2 Oz. Cu board, t < 10 s

⁽³⁾ Pulse width is limited by safe operating area.

⁽⁴⁾Starting T_J = 25 °C, I_D = I_{AS}, V_{DD} = 25 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.3	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	

Notes:

⁽¹⁾When mounted on an 1 inch² 2 Oz. Cu board, t < 10 s

2 Electrical characteristics

($T_C = 25\text{ °C}$ unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$, $I_D = 250\text{ }\mu\text{A}$	60			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$, $V_{DS} = 60\text{ V}$			1	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 20\text{ V}$			± 100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	1		2.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\text{ V}$, $I_D = 4\text{ A}$		22.5	30	m Ω
		$V_{GS} = 5\text{ V}$, $I_D = 4\text{ A}$		30	44	m Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0\text{ V}$	-	668	-	pF
C_{oss}	Output capacitance		-	144	-	pF
C_{rss}	Reverse transfer capacitance		-	14	-	pF
Q_g	Total gate charge	$V_{DD} = 30\text{ V}$, $I_D = 7.8\text{ A}$, $V_{GS} = 0\text{ to }10\text{ V}$ (see Figure 14: "Test circuit for gate charge behavior")	-	13	-	nC
Q_{gs}	Gate-source charge		-	2.4	-	nC
Q_{gd}	Gate-drain charge		-	3	-	nC
R_G	Intrinsic gate resistance	$f = 1\text{ MHz}$ open drain	-	4	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30\text{ V}$, $I_D = 4\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$ (see Figure 13: "Test circuit for resistive load switching times" and Figure 18: "Switching time waveform")	-	9	-	ns
t_r	Rise time		-	7.7	-	ns
$t_{d(off)}$	Turn-off delay time		-	32.5	-	ns
t_f	Fall time		-	5	-	ns

Table 7: Source drain diode







Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		7.8	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		31.2	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}$, $I_{SD} = 7.8 \text{ A}$	-		1.3	V
t_{rr}	Reverse recovery time	$I_{SD} = 7.8 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$, $V_{DD} = 48 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$ (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	30		ns
Q_{rr}	Reverse recovery charge		-	35		nC
I_{RRM}	Reverse recovery current		-	2.35		A






Notes:

⁽¹⁾Pulse width is limited by safe operating area.

⁽²⁾Pulse test: pulse duration = 300 μs , duty cycle 1.5%


2.1 Electrical characteristics (curves)






3 Test circuits

Figure 13: Test circuit for resistive load switching times




AM01468v1

Figure 14: Test circuit for gate charge behavior




AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 16: Unclamped inductive load test circuit




AM01471v1

Figure 17: Unclamped inductive waveform



AM01472v1

Figure 18: Switching time waveform



AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 WF type R package information

Figure 19: PowerFLAT™ 5x6 WF type R package outline





Table 8: PowerFLAT™ 5x6 WF type R mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
C	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
e		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)



5 Revision history

Table 9: Document revision history

Date	Revision	Changes
11-Oct-2011	1	First release.
19-Jun-2012	2	Added <i>Section 2.1: Electrical characteristics (curves)</i> . Updated <i>Section 4: Package mechanical data</i> and title on the cover page.
26-Jun-2012	3	Document status promoted from preliminary to production data.
24-Oct-2013	4	<ul style="list-style-type: none"> • Updated title and features in cover page • Modified: VGS(th) value in <i>Table 4</i> • Updated: <i>Section 4: Package mechanical data</i> and <i>Section 5: Packaging mechanical data</i> • Minor text changes
20-Feb-2014	5	<ul style="list-style-type: none"> • Added: <i>Features</i> in cover page • Added: <i>note 1</i> in <i>Table 1</i> • Added: <i>Table 20</i> and <i>Table 9</i> • Added: <i>Figure 23</i> • Minor text changes
11-May-2017	6	<p>Updated title and description on cover page.</p> <p>Updated <i>Figure 6: "Normalized $V_{(BR)DSS}$ vs. temperature"</i> and <i>Figure 11: "Normalized on-resistance vs. temperature"</i>.</p> <p>Updated <i>Section 4: "Package information"</i></p> <p>Minor text changes</p>

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved