SN74AVC4T774 4-Bit Dual-Supply Bus Transceiver With Configurable Voltage-Level Shifting and 3-State Outputs With Independent Direction Control Inputs

1 Features

- Each Channel Has an Independent DIR Control Input
- Control Inputs V_{IH}/V_{IL} Levels are Referenced to V_{CCA} Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- I/Os are 4.6-V Tolerant
- I_{off} Supports Partial Power-Down-Mode Operation
- Typical Data Rates
  - 380 Mbps (1.8-V to 3.3-V Translation)
  - 200 Mbps (<1.8-V to 3.3-V Translation)
  - 200 Mbps (Translate to 2.5 V or 1.8 V)
  - 150 Mbps (Translate to 1.5 V)
  - 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds the Following Levels (Tested Per JESD 22)
  - ±8000-V Human-Body Model (A114-A)
  - 250-V Machine Model (A115-A)
  - ±1500-V Charged-Device Model (C101)

2 Applications

- Personal Electronic
- Industrial
- Enterprise
- Telecom

3 Description

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.2 to 3.6 V. The SN74AVC4T774 is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. It is operational with V_{CCA}/V_{CCB} as low as 1.2 V. This allows for universal low-voltage bi-directional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC4T774 is designed for asynchronous communication between data buses. The logic levels of the direction-control (DIR) input and the output-enable ($\overline{OE}$) input activate either the B-port outputs or the A-port outputs or place both output ports in the high-impedance mode. The device transmits data from the A bus to the B bus when the B outputs are activated, and from the B bus to the A bus when the A outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AVC4T774PW	TSSOP (16)	5.00 mm × 4.40 mm
SN74AVC4T774RGY	VQFN (16)	4.00 mm × 3.50 mm
SN74AVC4T774RSV	UQFN (16)	2.60 mm × 1.80 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Schematic



Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (January 2015) to Revision E — **Page**

- Added Storage junction temperature to *Absolute Maximum Ratings* ... 6

Changes from Revision C (December 2014) to Revision D — **Page**

- Changed Pin Functions table order for Pins B4, B3, B2 and B1 ... 5

Changes from Revision B (May 2008) to Revision C — **Page**

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ... 1

5 Description (continued)

The SN74AVC4T774 is designed so that the control pins (DIR1, DIR2, DIR3, DIR4, and $\overline{OE}$) are supplied by V_{CCA}. This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

To ensure the high-impedance state during power-up or power-down, $\overline{OE}$ should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Since this device has CMOS inputs, it is very important to not allow them to float. If the inputs are not driven to either a high V_{CC} state, or a low-GND state, an undesirable larger than expected I_{CC} current may result. Since the input voltage settlement is governed by many factors (for example, capacitance, board-layout, package inductance, surrounding conditions, and so forth), ensuring that they these inputs are kept out of erroneous switching states and tying them to either a high or a low level minimizes the leakage-current.

6 Pin Configuration and Functions

PW Package
16-Pin TSSOP
Top View



(1) Shown for a single channel

RGY Package
16-Pin VQFN
Top View



RSV Package
16-Pin UQFN
Top View



Pin Functions

PIN			I/O	DESCRIPTION
NAME	PW RGY	RSV		
DIR1	1	15	I	Direction-control input referenced to V_{CCA} , controls signal flow for the first (A1/B1) I/O channels
DIR2	2	16	I	Direction-control input referenced to V_{CCA} , controls signal flow for the second (A2/B2) I/O channels
A1	3	1	I/O	Input/output A1. Referenced to V_{CCA}
A2	4	2	I/O	Input/output A2. Referenced to V_{CCA}
A3	5	3	I/O	Input/output A3. Referenced to V_{CCA}
A4	6	4	I/O	Input/output A4. Referenced to V_{CCA}
DIR3	7	5	I	Direction-control input referenced to V_{CCA} , controls signal flow for the third (A3/B3) I/O channels
DIR4	8	6	I	Direction-control input referenced to V_{CCA} , controls signal flow for the fourth (A4/B4) I/O channels
$\overline{OE}$	9	7	I	3-state output-mode enables. Pull $\overline{OE}$ high to place all outputs in 3-state mode. Referenced to V_{CCA}.
GND	10	8	—	Ground
B4	11	9	I/O	Input/output B4. Referenced to V_{CCB}
B3	12	10	I/O	Input/output B3. Referenced to V_{CCB}
B2	13	11	I/O	Input/output B2. Referenced to V_{CCB}
B1	14	12	I/O	Input/output B1. Referenced to V_{CCB}
V_{CCB}	15	13	—	B-port supply voltage. 1.2 V ≤ V_{CCB} ≤ 3.6 V
V_{CCA}	16	14	—	A-port supply voltage. 1.2 V ≤ V_{CCA} ≤ 3.6 V

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CCA} V_{CCB}	Supply voltage		–0.5	4.6	V
V_I	Input voltage(2)	I/O ports (A port)	–0.5	4.6	V
		I/O ports (B port)	–0.5	4.6	
		Control inputs	–0.5	4.6	
V_O	Voltage applied to any output in the high-impedance or power-off state(2)	A port	–0.5	4.6	V
		B port	–0.5	4.6	
V_O	Voltage applied to any output in the high or low state(2)(3)	A port	–0.5	V_{CCA} + 0.5	V
		B port	–0.5	V_{CCB} + 0.5	
I_{IK}	Input clamp current	V_I < 0		–50	mA
I_{OK}	Output clamp current	V_O < 0		–50	mA
I_O	Continuous output current			±50	mA
	Continuous current through V_{CCA}, V_{CCB}, or GND			±100	mA
T_J	Storage junction temperature			150	°C
T_{stg}	Storage temperature		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±8000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±1500	
		Machine Model (A115-A)	250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

See (1)(2)(3).

			V_{CCI}	V_{CCO}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.2	3.6	V
V_{IH}	High-level input voltage	Data inputs(4)	1.2 V to 1.95 V		V_{CCI} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V_{IL}	Low-level input voltage	Data inputs(4)	1.2 V to 1.95 V			V_{CCI} × 0.35	V
			1.95 V to 2.7 V			0.7	
			2.7 V to 3.6 V			0.8	
V_{IH}	High-level input voltage	DIR (referenced to V_{CCA})(5) (DIRx, $\overline{OE}$)	1.2 V to 1.95 V		V_{CCA} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V_{IL}	Low-level input voltage	DIR (referenced to V_{CCA})(5) (DIRx, $\overline{OE}$)	1.2 V to 1.95 V			V_{CCA} × 0.35	V
			1.95 V to 2.7 V			0.7	
			2.7 V to 3.6 V			0.8	
V_I	Input voltage				0	3.6	V
V_O	Output voltage	Active state			0	V_{CCO}	V
		3-state			0	3.6	
I_{OH}	High-level output current			1.1 V to 1.2 V		–3	mA
				1.4 V to 1.6 V		–6	
				1.65 V to 1.95 V		–8	
				2.3 V to 2.7 V		–9	
				3 V to 3.6 V		–12	
I_{OL}	Low-level output current			1.1 V to 1.2 V		3	mA
				1.4 V to 1.6 V		6	
				1.65 V to 1.95 V		8	
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise or fall rate					5	ns/V
T_A	Operating free-air temperature				–40	85	°C

(1) V_{CCI} is the V_{CC} associated with the input port.
(2) V_{CCO} is the V_{CC} associated with the output port.
(3) All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
(4) For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V
(5) For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V

7.4 Thermal Information

THERMAL METRIC(1)		SN74AVC4T774			UNIT
		PW	RGY	RSV	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.2	37.7	139.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.8	56.1	64.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	63.3	15.9	67.7	
ψ_{JT}	Junction-to-top characterization parameter	8.8	0.5	1.7	
ψ_{JB}	Junction-to-board characterization parameter	62.7	16.1	67.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics T_A = 25°C

over recommended operating free-air temperature range (unless otherwise noted) (1)(2)(3)

PARAMETER		TEST CONDITIONS		V_{CCA}	V_{CCB}	MIN	TYP	MAX	UNIT
V_{OH}		I_{OH} = –100 µA	$V_I = V_{IH}$	1.2 V to 3.6 V	1.2 V to 3.6 V				V
		I_{OH} = –3 mA		1.2 V	1.2 V		0.95		
		I_{OH} = –6 mA		1.4 V	1.4 V				
		I_{OH} = –8 mA		1.65 V	1.65 V				
		I_{OH} = –9 mA		2.3 V	2.3 V				
		I_{OH} = –12 mA		3 V	3 V				
V_{OL}		I_{OL} = 100 µA	$V_I = V_{IL}$	1.2 V to 3.6 V	1.2 V to 3.6 V				V
		I_{OL} = 3 mA		1.2 V	1.2 V		0.25		
		I_{OL} = 6 mA		1.4 V	1.4 V				
		I_{OL} = 8 mA		1.65 V	1.65 V				
		I_{OL} = 9 mA		2.3 V	2.3 V				
		I_{OL} = 12 mA		3 V	3 V				
I_I	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25	µA
I_{off}	A or B port	V_I or V_O = 0 to 3.6 V		0 V	0 V to 3.6 V		±0.1	±1	µA
				0 V to 3.6 V	0 V		±0.1	±1	
I_{OZ}	A or B port	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND, $\overline{OE} = V_{IH}$		3.6 V	3.6 V		±0.5	±2.5	µA
I_{CCA}		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				µA
				0 V	0 V to 3.6 V				
				0 V to 3.6 V	0 V				
I_{CCB}		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				µA
				0 V	0 V to 3.6 V				
				0 V to 3.6 V	0 V				
$I_{CCA} + I_{CCB}$		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				µA
C_i	Control inputs	V_I = 3.3 V or GND		3.3 V	3.3 V		2.5		pF
C_{io}	A or B port	V_O = 3.3 V or GND		3.3 V	3.3 V		5		pF

(1) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to *Implications of Slow or Floating CMOS Inputs Application Report*
(2) V_{CCO} is the V_{CC} associated with the output port.
(3) V_{CCI} is the V_{CC} associated with the input port.

7.6 Electrical Characteristics T_A = –40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted)(1)(2)(3)

PARAMETER		TEST CONDITIONS		V_{CCA}	V_{CCB}	MIN	TYP	MAX	UNIT
V_{OH}		I_{OH} = –100 µA	$V_I = V_{IH}$	1.2 V to 3.6 V	1.2 V to 3.6 V	V_{CCO} – 0.2			V
		I_{OH} = –3 mA		1.2 V	1.2 V				
		I_{OH} = –6 mA		1.4 V	1.4 V	1.05			
		I_{OH} = –8 mA		1.65 V	1.65 V	1.2			
		I_{OH} = –9 mA		2.3 V	2.3 V	1.75			
		I_{OH} = –12 mA		3 V	3 V	2.3			
V_{OL}		I_{OL} = 100 µA	$V_I = V_{IL}$	1.2 V to 3.6 V	1.2 V to 3.6 V			0.2	V
		I_{OL} = 3 mA		1.2 V	1.2 V				
		I_{OL} = 6 mA		1.4 V	1.4 V			0.35	
		I_{OL} = 8 mA		1.65 V	1.65 V			0.45	
		I_{OL} = 9 mA		2.3 V	2.3 V			0.55	
		I_{OL} = 12 mA		3 V	3 V			0.7	
I_I	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V			±1	µA
I_{off}	A or B port	V_I or V_O = 0 to 3.6 V		0 V	0 V to 3.6 V			±5	µA
				0 V to 3.6 V	0 V			±5	
I_{OZ}	A or B port	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND, $\overline{OE} = V_{IH}$		3.6 V	3.6 V			±5	µA
I_{CCA}		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V			8	µA
				0 V	0 V to 3.6 V			–2	
				0 V to 3.6 V	0 V			8	
I_{CCB}		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V			8	µA
				0 V	0 V to 3.6 V			8	
				0 V to 3.6 V	0 V			–2	
$I_{CCA} + I_{CCB}$		$V_I = V_{CCI}$ or GND, I_O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V			16	µA
C_i	Control inputs	V_I = 3.3 V or GND		3.3 V	3.3 V			3	pF
C_{io}	A or B port	V_O = 3.3 V or GND		3.3 V	3.3 V			6	pF

(1) V_{CCI} is the V_{CC} associated with the input port.
(2) V_{CCO} is the V_{CC} associated with the output port.
(3) All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to *Implications of Slow or Floating CMOS Inputs Application Report*.

7.7 Switching Characteristics V_{CCA} = 1.2 V

over recommended operating free-air temperature range, V_{CCA} = 1.2 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TYP	UNIT
t_{PLH} t_{PHL}	A	B	V_{CCB} = 1.2 V	3.5	ns
			V_{CCB} = 1.5 V ± 0.1 V	2.8	
			V_{CCB} = 1.8 V ± 0.15 V	2.7	
			V_{CCB} = 2.5 V ± 0.2 V	2.7	
			V_{CCB} = 3.3 V ± 0.3 V	3.1	
t_{PLH} t_{PHL}	B	A	V_{CCB} = 1.2 V	3.8	ns
			V_{CCB} = 1.5 V ± 0.1 V	3.4	
			V_{CCB} = 1.8 V ± 0.15 V	3.2	
			V_{CCB} = 2.5 V ± 0.2 V	3	
			V_{CCB} = 3.3 V ± 0.3 V	2.9	
t_{PZH} t_{PZL}	$\overline{OE}$	A	V_{CCB} = 1.2 V	6	ns
			V_{CCB} = 1.5 V ± 0.1 V	4.8	
			V_{CCB} = 1.8 V ± 0.15 V	4.4	
			V_{CCB} = 2.5 V ± 0.2 V	5.3	
			V_{CCB} = 3.3 V ± 0.3 V	9.3	
t_{PZH} t_{PZL}	$\overline{OE}$	B	V_{CCB} = 1.2 V	6.7	ns
			V_{CCB} = 1.5 V ± 0.1 V	6.7	
			V_{CCB} = 1.8 V ± 0.15 V	6.6	
			V_{CCB} = 2.5 V ± 0.2 V	6.7	
			V_{CCB} = 3.3 V ± 0.3 V	6.6	
t_{PHZ} t_{PLZ}	$\overline{OE}$	A	V_{CCB} = 1.2 V	4.3	ns
			V_{CCB} = 1.5 V ± 0.1 V	3.6	
			V_{CCB} = 1.8 V ± 0.15 V	3.7	
			V_{CCB} = 2.5 V ± 0.2 V	3.3	
			V_{CCB} = 3.3 V ± 0.3 V	4	
t_{PHZ} t_{PLZ}	$\overline{OE}$	B	V_{CCB} = 1.2 V	4.4	ns
			V_{CCB} = 1.5 V ± 0.1 V	4.4	
			V_{CCB} = 1.8 V ± 0.15 V	4.4	
			V_{CCB} = 2.5 V ± 0.2 V	4.4	
			V_{CCB} = 3.3 V ± 0.3 V	4.4	

7.8 Switching Characteristics V_{CCA} = 1.5 V ± 0.1 V

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} t_{PHL}	A	B	V_{CCB} = 1.2 V		3.1		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.3		4.4	
			V_{CCB} = 1.8 V ± 0.15 V	0.2		3.9	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		3.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		3.9	
t_{PLH} t_{PHL}	B	A	V_{CCB} = 1.2 V		2.9		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.6		5.1	
			V_{CCB} = 1.8 V ± 0.15 V	0.4		4.9	
			V_{CCB} = 2.5 V ± 0.2 V	0.2		4.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		4.5	
t_{PZH} t_{PZL}	$\overline{OE}$	A	V_{CCB} = 1.2 V		5.3		ns
			V_{CCB} = 1.5 V ± 0.1 V	1.1		7.1	
			V_{CCB} = 1.8 V ± 0.15 V	0.9		6.2	
			V_{CCB} = 2.5 V ± 0.2 V	0.7		5.5	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		6.4	
t_{PZH} t_{PZL}	$\overline{OE}$	B	V_{CCB} = 1.2 V		4.4		ns
			V_{CCB} = 1.5 V ± 0.1 V	1.1		8.2	
			V_{CCB} = 1.8 V ± 0.15 V	1.1		8.2	
			V_{CCB} = 2.5 V ± 0.2 V	1.1		8.2	
			V_{CCB} = 3.3 V ± 0.3 V	1.1		8.2	
t_{PHZ} t_{PLZ}	$\overline{OE}$	A	V_{CCB} = 1.2 V		3.6		ns
			V_{CCB} = 1.5 V ± 0.1 V	1.2		4.8	
			V_{CCB} = 1.8 V ± 0.15 V	0.8		5.4	
			V_{CCB} = 2.5 V ± 0.2 V	0.4		5.1	
			V_{CCB} = 3.3 V ± 0.3 V	1		5.4	
t_{PHZ} t_{PLZ}	$\overline{OE}$	B	V_{CCB} = 1.2 V		3.1		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.3		5.6	
			V_{CCB} = 1.8 V ± 0.15 V	0.2		5.7	
			V_{CCB} = 2.5 V ± 0.2 V	0.3		5.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.3		56	

7.9 Switching Characteristics V_{CCA} = 1.8 V ± 0.15 V

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} t_{PHL}	A	B	V_{CCB} = 1.2 V		2.8		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		4.1	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		3.6	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		3.1	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		3.3	
t_{PLH} t_{PHL}	B	A	V_{CCB} = 1.2 V		2.6		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.4		4.3	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		4.1	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		3.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		3.7	
t_{PZH} t_{PZL}	$\overline{OE}$	A	V_{CCB} = 1.2 V		5		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.8		6.7	
			V_{CCB} = 1.8 V ± 0.15 V	0.6		5.8	
			V_{CCB} = 2.5 V ± 0.2 V	0.4		4.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.3		4.6	
t_{PZH} t_{PZL}	$\overline{OE}$	B	V_{CCB} = 1.2 V		3.3		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.2		6.7	
			V_{CCB} = 1.8 V ± 0.15 V	0.2		6.6	
			V_{CCB} = 2.5 V ± 0.2 V	0.2		6.7	
			V_{CCB} = 3.3 V ± 0.3 V	0.2		6.7	
t_{PHZ} t_{PLZ}	$\overline{OE}$	A	V_{CCB} = 1.2 V		3.4		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.7		4.7	
			V_{CCB} = 1.8 V ± 0.15 V	0.3		5.1	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		4.5	
			V_{CCB} = 3.3 V ± 0.3 V	0.8		5	
t_{PHZ} t_{PLZ}	$\overline{OE}$	B	V_{CCB} = 1.2 V		2.9		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		5.7	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		5.8	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		5.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		5.8	

7.10 Switching Characteristics V_{CCA} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} t_{PHL}	A	B	V_{CCB} = 1.2 V		2.6		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		3.8	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		3.2	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		2.7	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		2.6	
t_{PLH} t_{PHL}	B	A	V_{CCB} = 1.2 V		2.5		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.5		3.4	
			V_{CCB} = 1.8 V ± 0.15 V	0.2		3.1	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		2.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		2.6	
t_{PZH} t_{PZL}	$\overline{OE}$	A	V_{CCB} = 1.2 V		4.7		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.7		6.2	
			V_{CCB} = 1.8 V ± 0.15 V	0.5		5.2	
			V_{CCB} = 2.5 V ± 0.2 V	0.3		4.1	
			V_{CCB} = 3.3 V ± 0.3 V	0.3		3.6	
t_{PZH} t_{PZL}	$\overline{OE}$	B	V_{CCB} = 1.2 V		2.3		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.4		4.5	
			V_{CCB} = 1.8 V ± 0.15 V	0.4		4.5	
			V_{CCB} = 2.5 V ± 0.2 V	0.4		4.5	
			V_{CCB} = 3.3 V ± 0.3 V	0.4		4.5	
t_{PHZ} t_{PLZ}	$\overline{OE}$	A	V_{CCB} = 1.2 V		3		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.2		4.3	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		4.9	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		4	
			V_{CCB} = 3.3 V ± 0.3 V	0.7		4.3	
t_{PHZ} t_{PLZ}	$\overline{OE}$	B	V_{CCB} = 1.2 V		1.9		ns
			V_{CCB} = 1.5 V ± 0.1 V	01		4.7	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		4.6	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		4.7	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		4.7	

7.11 Switching Characteristics V_{CCA} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} t_{PHL}	A	B	V_{CCB} = 1.2 V		2.5		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		3.6	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		3	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		2.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		2.4	
t_{PLH} t_{PHL}	B	A	V_{CCB} = 1.2 V		2.6		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.5		3.4	
			V_{CCB} = 1.8 V ± 0.15 V	0.2		2.9	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		2.5	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		2.3	
t_{PZH} t_{PZL}	$\overline{OE}$	A	V_{CCB} = 1.2 V		4.5		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.9		5.9	
			V_{CCB} = 1.8 V ± 0.15 V	0.5		5	
			V_{CCB} = 2.5 V ± 0.2 V	0.3		3.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.3		3.3	
t_{PZH} t_{PZL}	$\overline{OE}$	B	V_{CCB} = 1.2 V		1.9		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.4		3.6	
			V_{CCB} = 1.8 V ± 0.15 V	0.4		3.6	
			V_{CCB} = 2.5 V ± 0.2 V	0.4		3.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.4		3.6	
t_{PHZ} t_{PLZ}	$\overline{OE}$	A	V_{CCB} = 1.2 V		2.7		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		4.2	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		4.6	
			V_{CCB} = 2.5 V ± 0.2 V	0.3		3.8	
			V_{CCB} = 3.3 V ± 0.3 V	0.7		3.9	
t_{PHZ} t_{PLZ}	$\overline{OE}$	B	V_{CCB} = 1.2 V		2.3		ns
			V_{CCB} = 1.5 V ± 0.1 V	0.1		4.5	
			V_{CCB} = 1.8 V ± 0.15 V	0.1		4.5	
			V_{CCB} = 2.5 V ± 0.2 V	0.1		4.6	
			V_{CCB} = 3.3 V ± 0.3 V	0.1		4.6	

7.12 Typical Characteristics



Figure 1. Low-Level Output Voltage (V_{OL}) vs Low-Level Current (I_{OL}) at V_{CCA} = V_{CCB} = 3.6 V



Figure 2. High-Level Output Voltage (V_{OH}) vs High-Level Current (I_{OH}) at V_{CCA} = V_{CCB} = 3.6 V

8 Parameter Measurement Information



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 × V_{CCO}
t_{PHZ}/t_{PZH}	GND

V_{CCO}	C_L	R_L	V_{TP}
1.2 V	15 pF	2 Ω	0.1 V
1.5 V ± 0.1 V	15 pF	2 Ω	0.1 V
1.8 V ± 0.15 V	15 pF	2 Ω	0.15 V
2.5 V ± 0.2 V	15 pF	2 Ω	0.15 V
3.3 V ± 0.3 V	15 pF	2 Ω	0.3 V



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z_O = 50 Ω, dv/dt ≥ 1 V/ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.
H. V_{CCI} is the V_{CC} associated with the input port.
I. V_{CCO} is the V_{CC} associated with the output port.

Figure 3. Load and Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

The SN74AVC4T774 is a 4-bit, dual-supply, noninverting, bi-directional voltage level translation. Pins An and control pins (DIR1, DIR2, DIR3, DIR4 and $\overline{OE}$) are support by V_{CCA} and pins Bn are support by V_{CCB}. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from An to Bn and a low on DIR allows data transmission from B to A when $\overline{OE}$ is set to low. When $\overline{OE}$ is set to high, both An and Bn are in the high-impedance state.

9.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage between 1.2 V and 3.6 V making the device suitable for translating between any of the low-voltage nodes (1.2 V, 1.8 V, 2.5 V and 3.3 V).

9.3.2 Support High-Speed Translation

SN74AVC4T774 can support high data rate application. The translated signal data rate can be up to 380 Mbps when signal is translated from 1.8 V to 3.3 V.

9.3.3 I_{off} Supports Partial-Power-Down Mode Operation

I_{off} will prevent backflow current by disabling I/O output circuits when device is in partial-power-down mode.

9.4 Device Functional Modes

Table 1. Function Table (Each Bit)

CONTROL INPUTS		OUTPUT CIRCUITS		OPERATION
$\overline{OE}$	DIR	A PORT	B PORT	
L	L	Enabled	Hi-Z	B data to A data
L	H	Hi-Z	Enabled	A data to B data
H	X	Hi-Z	Hi-Z	Isolation

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AVC4T774 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AVC4T774 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. Its max data rate can be up to 380 Mbps when device translate signal from 1.8 V to 3.3 V.

10.2 Typical Application



Figure 5. Typical Application of the SN74AVC4T774

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

Table 2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input Voltage Range	1.2 V to 3.6 V
Output Voltage Range	1.2 V to 3.6 V

10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74AVC4T774 device to determine the input voltage range. For a valid logic high, the value must exceed the V_{IH} of the input port. For a valid logic low, the value must be less than the V_{IL} of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74AVC4T774 device is driving to determine the output voltage range.

10.2.3 Application Curve



Figure 6. Translation Up (1.2 V to 3.3 V) at 2.5 MHz

11 Power Supply Recommendations

The SN74AVC4T774 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} respectively allowing for low-voltage, bi-directional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable $\overline{OE}$ input circuit is designed so that it is supplied by V_{CCA} and when the $\overline{OE}$ input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the $\overline{OE}$ input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements

12.2 Layout Example



Figure 7. PCB Layout Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- *Understanding and Interpreting Standard-Logic Data Sheets*
- *Selecting the Right Level Translation Solution*
- *Introduction to Logic*
- *Solving CMOS Transition Rate Issues Using Schmitt Trigger Solution*
- *Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards*
- *Semiconductor Packing Material Electrostatic Discharge (ESD) Protection*
- *16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA*
- *Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)*
- *AVC Logic Family Technology and Applications*
- *AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000*
- *Logic Guide*
- *TI Tablet Solutions*
- *LOGIC Pocket Data Book*
- i*Logic Cross-Reference*
- *LCD Module Interface Application Clip*
- *Standard Linear & Logic for PCs, Servers & Motherboards*

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74AVC4T774RGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT774	Samples
74AVC4T774RSVRG4	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples
SN74AVC4T774PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WT774	Samples
SN74AVC4T774RGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WT774	Samples
SN74AVC4T774RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVK	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC4T774PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC4T774RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
SN74AVC4T774RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
SN74AVC4T774RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC4T774PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74AVC4T774RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0
SN74AVC4T774RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
SN74AVC4T774RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0

RGY (R–PVQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
G. Package complies to JEDEC MO–241 variation BA.

RGY (R–PVQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353–3/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (R–PVQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http: //www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

RSV (R–PUQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No–Lead) package configuration.
D. This package complies to JEDEC MO–288 variation UFHE, except minimum package thickness.

RSV (R–PUQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



4208244/C 02/13

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over–print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

PW (R–PDSO–G16) PLASTIC SMALL OUTLINE



4040064–4/G 02/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO–153

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265