



Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.54		
Q _g (Max.) (nC)	8.3			
Q _{gs} (nC)	2.3			
Q _{gd} (nC)	3.8			
Configuration	Single			



FEATURES

Isolated Package





RoHS*

- Sink to Lead Creepage Distance = 4.8 mm
- 175 °C Operating Temperature
- Dynamic dV/dt Rating
- by harrie dv/dt Hating
- Low Thermal Resistance
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third Generation Power MOSFETs from Vishay provides the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION			
Package	TO-220 FULLPAK		
Lead (Pb)-free	IRFI510GPbF		
	SiHFI510G-E3		
SnPb	IRFI510G		
	SiHFI510G		

ABSOLUTE MAXIMUM RATINGS ($T_{\mbox{\scriptsize C}}$	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	100		
Gate-Source Voltage			V _{GS}	± 20	V	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	4.5		
	V _{GS} at 10 V	T _C = 100 °C		3.2	Α	
Pulsed Drain Current ^a			I _{DM}	18		
Linear Derating Factor				0.18	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	60	mJ	
Repetitive Avalanche Current ^a			I _{AR}	4.5	Α	
Repetitive Avalanche Energy ^a			E _{AR}	2.7	mJ	
Maximum Power Dissipation	T _C = 25 °C		P_{D}	27	W	
Peak Diode Recovery dV/dtc			dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		-	300 ^d	7	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \,^{\circ}\text{C}$, $L = 4.4 \,\text{mH}$, $R_g = 25 \,\Omega$, $I_{AS} = 4.5 \,\text{A}$ (see fig. 12).
- c. $I_{SD} \le 5.6$ A, $dI/dt \le 75$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFI510G, SiHFI510G

Vishay Siliconix




THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	5.5	C/VV	

PARAMETER	SYMBOL	TEST (MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$	100	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I _D = 1 mA	-	0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		-	4.0	V
Gate-Source Leakage	I _{GSS}	$V_{GS} = \pm 20$		-	-	± 100	nA
Zero Gate Voltage Drain Current	l	V _{DS} = 100 V, V _{GS} = 0 V		-	-	25	μA
Zero date voltage Drain Guirent	I _{DSS}	V _{DS} = 80 V, V	V _{DS} = 80 V, V _{GS} = 0 V, T _J = 150 °C		-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 2.7 A^b$	ı	-	0.54	Ω
Forward Transconductance	9 _{fs}	$V_{DS} = 5$	V _{DS} = 50 V, I _D = 2.7 A ^b		-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V}$ $V_{DS} = 25 \text{ V}$ $f = 1.0 \text{ MHz}, \text{ see fig. 5}$		ı	180	-	- pF
Output Capacitance	C_{oss}			i	81	-	
Reverse Transfer Capacitance	C_{rss}			i	15	-	
Drain to Sink Capacitance	С	f =	f = 1.0 MHz		12	-	
Total Gate Charge	Q_g	V _{GS} = 10 V	I _D = 5.6 A, V _{DS} = 80 V, see fig. 6 and 13 ^b	-	-	8.3	nC
Gate-Source Charge	Q _{gs}			-	-	2.3	
Gate-Drain Charge	Q_{gd}			-	-	3.8	
Turn-On Delay Time	t _{d(on)}			-	6.9	-	
Rise Time	t _r	$V_{DD} = 50 \text{ V, } I_D = 5.6 \text{ A}$ $R_g = 24 \ \Omega, \ R_D = 8.4 \ \Omega, \ \text{see fig. } 10^b$		-	16	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	15	-	
Fall Time	t _f			ı	9.4	-	
Internal Drain Inductance	L_{D}	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	ml l
Internal Source Inductance	L _S			-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		=	-	4.5	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	18	A
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 4.5 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 5.6 A, di/dt = 100 A/μs ^b		1	100	200	ns
Body Diode Reverse Recovery Charge	Q_{rr}			-	0.44	0.88	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-	-on is do	minated b	L_S and	L _D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.





TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?90178.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.