

NIKO-SEM**P-Channel Logic Level Enhancement****P2504EDG**



Mode Field Effect Transistor

TO-252

Halogen-Free & Lead-Free

PRODUCT SUMMARY

| $V_{(BR)DSS}$ | $R_{DS(ON)}$ | I_D |
|---------------|--------------|-------|
| -40V | 25.8mΩ | -18A |



100% UIS tested
100% Rg tested

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

| PARAMETERS/TEST CONDITIONS | | SYMBOL | LIMITS | UNITS |
|--|--------------------|----------------|------------|-------|
| Drain-Source Voltage | | V_{DS} | -40 | V |
| Gate-Source Voltage | | V_{GS} | ±20 | V |
| Continuous Drain Current | $T_C = 25^\circ C$ | I_D | -18 | A |
| | $T_C = 70^\circ C$ | | -13.5 | |
| Pulsed Drain Current ¹ | | I_{DM} | -40 | |
| Power Dissipation | $T_C = 25^\circ C$ | P_D | 42 | W |
| | $T_C = 70^\circ C$ | | 27 | |
| Operating Junction & Storage Temperature Range | | T_j, T_{stg} | -55 to 150 | °C |

THERMAL RESISTANCE RATINGS

| THERMAL RESISTANCE | SYMBOL | TYPICAL | MAXIMUM | UNITS |
|---------------------|-----------------|---------|---------|--------|
| Junction-to-Case | $R_{\theta JC}$ | | 3 | °C / W |
| Junction-to-Ambient | $R_{\theta JA}$ | | 75 | °C / W |

¹Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ C$, Unless Otherwise Noted)

| PARAMETER | SYMBOL | TEST CONDITIONS | LIMITS | | | UNIT |
|-------------------------------------|---------------|---|--------|------|------|---------|
| | | | MIN | TYP | MAX | |
| STATIC | | | | | | |
| Drain-Source Breakdown Voltage | $V_{(BR)DSS}$ | $V_{GS} = 0V, I_D = -250\mu A$ | -40 | | | V |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}, I_D = -250\mu A$ | -1.5 | -2.2 | -3.0 | |
| Gate-Body Leakage | I_{GSS} | $V_{DS} = 0V, V_{GS} = \pm 20V$ | | | ±250 | nA |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{DS} = -32V, V_{GS} = 0V$ | | | 1 | μA |
| | | $V_{DS} = -30V, V_{GS} = 0V, T_J = 125^\circ C$ | | | 10 | |
| On-State Drain Current ¹ | $I_{D(ON)}$ | $V_{DS} = -5V, V_{GS} = -10V$ | -40 | | | A |

NIKO-SEM**P-Channel Logic Level Enhancement****P2504EDG**

TO-252

Mode Field Effect Transistor

Halogen-Free & Lead-Free

| | | | | | | |
|---|--------------|--|--|------|------|-----------|
| Drain-Source On-State Resistance ¹ | $R_{DS(ON)}$ | $V_{GS} = -7V, I_D = -10A$ | | 30 | 40 | $m\Omega$ |
| | | $V_{GS} = -10V, I_D = -18A$ | | 22 | 25.8 | |
| Forward Transconductance ¹ | g_{fs} | $V_{DS} = -5V, I_D = -18A$ | | 20 | | S |
| DYNAMIC | | | | | | |
| Input Capacitance | C_{iss} | $V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$ | | 1570 | | pF |
| Output Capacitance | C_{oss} | | | 320 | | |
| Reverse Transfer Capacitance | C_{rss} | | | 210 | | |
| Total Gate Charge ² | Q_g | | | 29 | | |
| Gate-Source Charge ² | Q_{gs} | $V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -10V, I_D = -18A$ | | 6 | | nC |
| Gate-Drain Charge ² | Q_{gd} | | | 7 | | |
| Turn-On Delay Time ² | $t_{d(on)}$ | | | 12 | | |
| Rise Time ² | t_r | $V_{DS} = -20V, R_L = 1\Omega$ $I_D \cong -1A, V_{GS} = -10V, R_{GS} = 6\Omega$ | | 29 | | nS |
| Turn-Off Delay Time ² | $t_{d(off)}$ | | | 42 | | |
| Fall Time ² | t_f | | | 33 | | |
| SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ C$) | | | | | | |
| Continuous Current | I_S | | | | -18 | A |
| Forward Voltage ¹ | V_{SD} | $I_F = -18A, V_{GS} = 0V$ | | | -1.3 | V |
| Reverse Recovery Time | t_{rr} | $I_F = -18 A, dI_F/dt = 100A / \mu S$ | | 29 | | nS |
| Reverse Recovery Charge | Q_{rr} | | | 21 | | nC |

¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.

NIKO-SEM







**P-Channel Logic Level Enhancement
Mode Field Effect Transistor**

P2504EDG

TO-252

Halogen-Free & Lead-Free






TYPICAL PERFORMANCE CHARACTERISTICS



NIKO-SEM
P-Channel Logic Level Enhancement
Mode Field Effect Transistor
P2504EDG

TO-252

Halogen-Free & Lead-Free



NIKO-SEM

P-Channel Logic Level Enhancement

P2504EDG

TO-252

Mode Field Effect Transistor

Halogen-Free & Lead-Free

Figure 1

Gate Charge Test Circuit




Figure 2

Gate Charge Waveforms




Figure 3

Switching Time Test Circuit




Figure 4

Switching Time Waveforms




Figure 5

Unclamped Energy Test Circuit





Figure 6

Unclamped Energy Waveforms



NIKO-SEM

**P-Channel Logic Level Enhancement
Mode Field Effect Transistor**

P2504EDG

TO-252

Halogen-Free & Lead-Free

Figure 7

Diode Recovery Test Circuit




Figure 8

Diode Recovery Test Waveforms

