

WINSTAR Display

OLED SPECIFICATION


Model No:

WEO002002A

General Specification

Item	Dimension	Unit
Number of Characters	20 Characters x 2 Lines	—
Module dimension	84.5 x 19.28 x 2.17	mm
View area	75.52 x 13.52	mm
Active area	73.52 x 11.52	mm
Dot size	0.62 x 0.67	mm
Dot pitch	0.65 x 0.70	mm
Character size	3.22 x 5.57	mm
Character pitch	3.70 x 5.95	mm
LCD type	OLED , Monochrome	
Duty	1/16	
IC	SSD1311	

Contour Drawing & Block Diagram



Interface Pin Function

Pin No.	Symbol	Pin Type	Description						
1	NC	—	No connection						
2	VSL	P	This is segment voltage (output low level) reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground (details depend on application).						
3	VSS	P	Ground pin. It must be connected to external ground.						
4	REGVDD	I	Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/O application).						
5	SHLC	I	This pin is used to determine the Common output scanning direction. COM scan direction <table border="1"> <thead> <tr> <th>SHLC</th> <th>COM scan direction</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>COM0 to COM31 (Normal)</td> </tr> <tr> <td>0</td> <td>COM31 to COM0 (Reverse)</td> </tr> </tbody> </table> <p>Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO</p>	SHLC	COM scan direction	1	COM0 to COM31 (Normal)	0	COM31 to COM0 (Reverse)
SHLC	COM scan direction								
1	COM0 to COM31 (Normal)								
0	COM31 to COM0 (Reverse)								
6	SHLS	I	This pin is used to change the mapping between the display data column address and the Segment driver. SEG scan direction <table border="1"> <thead> <tr> <th>SHLS</th> <th>SEG direction</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>SEG0 to SEG99 (Normal)</td> </tr> <tr> <td>0</td> <td>SEG99 to SEG0 (Reverse)</td> </tr> </tbody> </table> <p>Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO</p>	SHLS	SEG direction	1	SEG0 to SEG99 (Normal)	0	SEG99 to SEG0 (Reverse)
SHLS	SEG direction								
1	SEG0 to SEG99 (Normal)								
0	SEG99 to SEG0 (Reverse)								
7	VDD	P	Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances.						
8	VDDIO	P	Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source.						
9	BS0	I	MCU bus interface selection pins. Select appropriate logic						

10	BS1		setting as described in the following table. BS2, BS1 and BS0 are pin select. Bus Interface selection																		
11	BS2																				
			<table border="1"> <thead> <tr> <th>BS[2:0]</th> <th>Interface</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>Serial Interface</td> </tr> <tr> <td>001</td> <td>Invalid</td> </tr> <tr> <td>010</td> <td>I²C</td> </tr> <tr> <td>011</td> <td>Invalid</td> </tr> <tr> <td>100</td> <td>8-bit 6800 parallel</td> </tr> <tr> <td>101</td> <td>4-bit 6800 parallel</td> </tr> <tr> <td>110</td> <td>8-bit 8080 parallel</td> </tr> <tr> <td>111</td> <td>4-bit 8080 parallel</td> </tr> </tbody> </table>	BS[2:0]	Interface	000	Serial Interface	001	Invalid	010	I ² C	011	Invalid	100	8-bit 6800 parallel	101	4-bit 6800 parallel	110	8-bit 8080 parallel	111	4-bit 8080 parallel
BS[2:0]	Interface																				
000	Serial Interface																				
001	Invalid																				
010	I ² C																				
011	Invalid																				
100	8-bit 6800 parallel																				
101	4-bit 6800 parallel																				
110	8-bit 8080 parallel																				
111	4-bit 8080 parallel																				
			Note (1) 0 is connected to VSS (2) 1 is connected to VDDIO																		
12	GPIO	I/O	It is a GPIO pin. Details refer to OLED command DCh.																		
13	CS#	I	This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW (active LOW). In I2C mode, this pin must be connected to VSS.																		
14	RES#	I	This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.																		
15	D/C#	I	This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I2C mode, this pin acts as SA0 for slave address selection. When serial interface is selected, this pin must be connected to VSS.																		
16	R/W#(WR#)	I	This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I2C interface is selected, this pin must be connected to VSS.																		

17	E(RD#)	I	<p>This pin is MCU interface input.</p> <p>When 6800 interface mode is selected, this pin will be used as the Enable (E) signal.</p> <p>Read/write operation is initiated when this pin is pulled HIGH and the chip is selected.</p> <p>When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected.</p> <p>When serial or I2C interface is selected, this pin must be connected to VSS.</p>																				
18	D0	I/O	<p>These pins are bi-directional data bus connecting to the MCU data bus.</p> <p>Unused pins are recommended to tie LOW.</p> <p>When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SID and D2 will be the serial data output: SOD.</p> <p>When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL.</p>																				
19	D1																						
20	D2																						
21	D3																						
22	D4																						
23	D5																						
24	D6																						
25	D7																						
26	IREF	I	<p>This pin is the segment output current reference pin.</p> <p>IREF is supplied externally.</p> <p>A resistor should be connected between this pin and VSS to maintain current of around 15uA.</p>																				
27	ROM0	I	<p>These pins are used to select Character ROM; select appropriate logic setting as described in the following table. ROM1 and ROM0 are pin select as shown in below table:</p> <p>Character ROM selection</p> <table border="1"> <thead> <tr> <th>ROM1</th> <th>ROM0</th> <th>ROM</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>A</td> </tr> <tr> <td>0</td> <td>1</td> <td>B</td> </tr> <tr> <td>1</td> <td>0</td> <td>C</td> </tr> <tr> <td>1</td> <td>1</td> <td>S/W selectable⁽³⁾</td> </tr> </tbody> </table> <p>Note</p> <p>(1) 0 is connected to VSS</p> <p>(2) 1 is connected to VDDIO</p>	ROM1	ROM0	ROM	0	0	A	0	1	B	1	0	C	1	1	S/W selectable ⁽³⁾					
ROM1	ROM0			ROM																			
0	0	A																					
0	1	B																					
1	0	C																					
1	1	S/W selectable ⁽³⁾																					
28	ROM1																						
29	OPR0	I	<p>This pin is used to select the character number of character generator.</p> <p>Character RAM selection</p> <table border="1"> <thead> <tr> <th>OPR1</th> <th>OPR0</th> <th>CGROM</th> <th>CGRAM</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>256</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>248</td> <td>8</td> </tr> <tr> <td>1</td> <td>0</td> <td>250</td> <td>6</td> </tr> <tr> <td>0</td> <td>0</td> <td>240</td> <td>8</td> </tr> </tbody> </table> <p>Note</p> <p>(1) 0 is connected to VSS</p> <p>(2) 1 is connected to VDDIO</p>	OPR1	OPR0	CGROM	CGRAM	1	1	256	0	0	1	248	8	1	0	250	6	0	0	240	8
OPR1	OPR0			CGROM	CGRAM																		
1	1	256	0																				
0	1	248	8																				
1	0	250	6																				
0	0	240	8																				
30	OPR1																						

31	VCOMH	P	COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin.
32	VCC	P	Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source.
33	NC	—	No connection

Absolute Maximum Ratings

Item	Symbol	Min	Max	Unit
Input Voltage	V_I	-0.3	VDD	V
Supply Voltage For Logic	VDD-V _{SS}	-0.3	3.6	V
Operating Temperature	T _{OP}	-40	+80	°C
Storage Temperature	T _{ST}	-40	+80	°C

Electrical Characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For Logic	VDD-V _{SS}	—	2.8	3.0	3.3	V
Supply Voltage For Display	VCC	—	8	9	10	V
Input High Volt.	V _{IH}	—	0.8 VDD	—	—	V
Input Low Volt.	V _{IL}	—	—	—	0.2VDD	V
Output High Volt.	V _{OH}	I _{OH} =-0.5mA	0.9 VDD	—	—	V
Output Low Volt.	V _{OL}	I _{OL} =0.5mA	—	—	0.1 VDD	V
50% Check Board operating Current	I _{CC}	VCC=9V	14	15	18	mA