

XN2101S 650 V Half-Bridge Gate Driver

Features


- Fully operational to 650 V
- Floating channel designed for bootstrap operation
- Output source/sink current capability 0.25 A/0.5 A
- Tolerant to negative transient voltage, dV/dt immune
- Matched propagation delay for both channels
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- Shoot-through (cross-conduction) protection
- Built-in dead-time protection: 0.5us
- 3.3 V, 5 V and 15 V input logic compatible
- Outputs in phase with inputs
- SOP8L package available
- RoHS compliant

Product summary

| | |
|----------------------------|-----------------|
| V _{OFFSET} | = 670 V max. |
| I _{O+/-} (typ.) | = 0.25 A/0.5 A |
| V _{OUT} | = 10 V - 17.5 V |
| Internal deadtime | = 350 ns |
| t _{on/off} (typ.) | = 500 ns/500 ns |

Package

SOP8L



Application

- Motor drivers
- Home appliances
- IGBT and power MOS gate drivers for general purpose

Description

The XN2101S is a high voltage, high speed power MOSFET and IGBT driver with independent high-side and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 650 V.




Figure 1 Typical application diagram

Ordering information

| Base Part Number | Package | Standard Pack | | Orderable Part Number |
|------------------|---------|---------------|----------|-----------------------|
| | | Form | Quantity | |
| XN2101S | SOP8L | Tube/Bulk | 95 | XN2101S |
| | | Tape and Reel | 2500 | XN2101STR |

Table of contents

1. Block diagram




Figure 2 Function block diagram

2. Lead definitions

Table 1 XN2101S lead definitions

| Pin no | Name | Function |
|--------|------|---|
| 1 | VCC | Low-side and logic supply voltage |
| 2 | HIN | Logic input for high-side gate driver output (HO), in phase |
| 3 | LIN | Logic input for low-side gate driver output (LO), in phase |
| 4 | VSS | Low-side and logic supply voltage |
| 5 | LO | Low-side driver output |
| 6 | VS | High voltage floating supply return |
| 7 | HO | High-side driver output |
| 8 | VB | High-side gate drive floating supply |




Figure 3 XN2101S lead assignments SOP8L(top view)

3. Electrical parameters

3.1 Absolute maximum ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to V_{SS} unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Table 2 Absolute maximum ratings

| Symbol | Definition | Min. | Max. | Units |
|------------|--|-----------|--------------|-------|
| V_B | High-side floating well supply voltage | -0.3 | 625 | V |
| V_S | High-side floating well supply return voltage | V_B-25 | $V_B+0.3$ | |
| V_{HO} | Floating gate drive output voltage | $V_S-0.3$ | $V_B+0.3$ | |
| V_{BS} | Floating gate drive voltage supply voltage | -0.3 | 25 | |
| V_{CC} | Low side supply voltage | -0.3 | 25 | |
| V_{LO} | Low-side output voltage | -0.3 | $V_{CC}+0.3$ | |
| V_{IN} | Logic input voltage | -0.3 | $V_{CC}+0.3$ | |
| dV_S/dt | Allowable V_S offset supply transient relative to V_{SS} | - | 50 | V/ns |
| P_D | Package power dissipation @ $T_A \leq +25^\circ C$ | - | 0.625 | W |
| R_{thJA} | Thermal resistance, junction to ambient | - | 200 | °C/W |
| T_J | Junction temperature | - | 150 | °C |
| T_S | Storage temperature | -50 | 150 | |
| T_L | Lead temperature (soldering, 10 seconds) | - | 300 | |

3.2 Recommended operating conditions

For proper operation, the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to V_{SS} unless otherwise stated in the table. The offset rating is tested with supplies of $(V_{CC} - V_{SS}) = (V_B - V_S) = 15$ V.

Table 3 Recommended operating conditions

| Symbol | Definition | Min. | Max. | Units |
|----------|---|----------|----------|-------|
| V_B | High-side floating well supply voltage | V_S+10 | V_S+20 | V |
| V_S | High-side floating well supply return voltage | Note1 | 600 | |
| V_{HO} | Floating gate drive output voltage | V_S | V_B | |
| V_{BS} | Floating gate drive voltage supply voltage | 10 | 20 | |
| V_{CC} | Low side supply voltage | 10 | 20 | |
| V_{LO} | Low-side output voltage | COM | V_{CC} | |
| V_{IN} | Logic input voltage | COM | V_{CC} | |
| T_A | Ambient temperature | -40 | 125 | °C |
| t_{IN} | Pulse width for ON and OFF | 0.5 | - | us |

3.3 Static electrical characteristics

$(V_{CC} - V_{SS}) = (V_B - V_S) = 15$ V, and $T_A = 25^\circ\text{C}$ unless otherwise specified. The V_{IL} , V_{IH} and I_{IN} parameters are referenced to V_{SS} and are applicable to the respective input leads: H_{IN} and L_{IN} . The V_o and I_o parameters are referenced to V_{SS}/V_S and are applicable to the respective output leads H_o or L_o . The V_{CCUV} parameters are referenced to V_{SS} . The V_{BSUV} parameters are referenced to V_S .

Table 4 Static electrical characteristics

| Symbol | Definition | Min. | TYP. | Max. | Units | Test Conditions |
|--------------|---|------|------|------|-------|--|
| V_{BSUV+} | V_{BS} supply undervoltage positive going threshold | 7.2 | 7.8 | 8.4 | V | |
| V_{BSUV-} | V_{BS} supply undervoltage negative going threshold | 6.6 | 7.2 | 7.8 | | |
| V_{BSUVHY} | V_{BS} supply undervoltage hysteresis | 0.4 | 0.6 | - | | |
| V_{CCUV+} | V_{CC} supply undervoltage positive going threshold | 7.9 | 8.6 | 9.3 | | |
| V_{CCUV-} | V_{CC} supply undervoltage negative going threshold | 7.3 | 8.0 | 8.7 | | |
| V_{CCUVHY} | V_{CC} supply undervoltage hysteresis | 0.4 | 0.6 | - | | |
| I_{LK} | High-side floating well offset supply leakage | - | 1 | 5 | uA | $V_B = V_S = 600$ V |
| I_{LK} | High-side floating well offset supply leakage | - | 5 | 10 | | $T_J = 125^\circ\text{C}$, $V_B = V_S = 600$ V |
| I_{QBS} | Quiescent V_{BS} supply current | - | 70 | 100 | | |
| I_{QCC} | Quiescent V_{CC} supply current | - | 700 | 1000 | | |
| V_{OH} | High level output voltage drop, $V_{BIAS}-V_O$ | - | 0.5 | 1 | V | $I_o = 20$ mA |
| V_{OL} | Low level output voltage drop, V_o | - | 0.15 | 0.3 | | |
| I_{o+} | Peak output current turn-on | - | 250 | - | mA | $V_o = 0$ V $PW = 10$ μs |
| I_{o-} | Peak output current turn-off | - | 500 | - | | $V_o = 15$ V $PW = 10$ μs |
| V_{IH} | Logic “1” input voltage | 2.3 | - | - | V | |
| V_{IL} | Logic “0” input voltage | - | - | 0.7 | | |
| I_{IN+} | Input bias current ($H_o = \text{High}$) | - | 50 | - | uA | $V_{IN} = 5$ V |
| I_{IN-} | Input bias current ($H_o = \text{Low}$) | - | 0 | - | | $V_{IN} = 0$ V |

3.3 Dynamic electrical characteristics

$V_{CC} = V_{BS} = 15$ V, $V_S = V_{SS}$, $T_A = 25^\circ\text{C}$ and $C_L = 1000$ pF unless otherwise specified.

Table 5 Dynamic electrical characteristics

| Symbol | Definition | Min. | TYP. | Max. | Units | Test Conditions |
|-------------|----------------------------|------|------|------|-------|--------------------------|
| t_{ON} | Turn-on propagation delay | 400 | 500 | 600 | ns | $V_{LIN/HIN} = 0$ or 5 V |
| t_{OFF} | Turn-off propagation delay | 400 | 500 | 600 | | $V_{LIN/HIN} = 0$ or 5 V |
| t_R | Turn-on rise time | - | 50 | 80 | | $C_L = 1$ nF |
| t_F | Turn-off fall time | - | 25 | 40 | | $V_{LIN/HIN} = 0 \& 5$ V |
| t_{FILIN} | Input filter time | 300 | 350 | 450 | | $V_{LIN/HIN} = 0 \& 5$ V |
| DT | Dead time | 300 | 350 | 450 | | |
| MT | Delay matching time | - | - | 50 | | |
| MDT | Dead time matching time | - | - | 50 | | |

4. Switching and timing relationships

The relationship between the input and output signals of the XN2101S are illustrated below. From these figures, we can see the definitions of several timing parameters (i.e., t_{ON} , t_{OFF} , t_R , and t_F) associated with this device.




Figure 4 Input/Output timing diagram




Figure 5 Switching time waveforms




Figure 6 Deadtime waveform definitions

5. Package information SOP8L




Figure 5 Package outline SOP8L




Figure 6 Marking information SOP8L




Figure 7 Tape and reel details SOP8L

6. Qualification information

Table 7 Qualification information

| Moisture sensitivity level | | SOP8L | MSL3, 260°C (per IPC/JEDEC J-STD-020) |
|-----------------------------------|----------------------|---|--|
| ESD | Charged device model | Class C3 (> 1.0 kV) (per JESD22-C101) | |
| | Human body model | Class 2 (per JEDEC standard JESD22-A114) | |
| IC latch-up test | | Class II Level A (per JESD78) | |
| RoHS compliant | | Yes | |

Revision history

| Document version | Date of release | Description of changes |
|-------------------------|------------------------|-------------------------------|
| 1.0 | 2014-09-22 | Preliminary datasheet |
| 2.0 | 2015-01-06 | First release version |
| 2.1 | 2018-07-19 | Product update |
| 2.2 | 2020-06-19 | Product update |
| | | |
| | | |

The information provided in this document is believed to be accurate and reliable. However, Xiner assumes no responsibility for the consequences of the use of this information. Xiner assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Xiner. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact Xiner's Technical Assistance Center

www.invsemi.com

WORLD HEADQUARTERS: