

Enhanced ESD, 3.0 kV rms/5.0 kV rms 200Mbps Triple-Channel Digital Isolators

Data Sheet

 $\pi 130E/\pi 131E$

FEATURES

Ultra-low power consumption (1Mbps): 0.58mA/Channel

High data rate: 200Mbps

High common-mode transient immunity:

 π 13xx3x: 75 kV/ μ s typical π 13xx6x: 120 kV/ μ s typical

High robustness to radiated and conducted noise

Low propagation delay: 9 ns typical

Isolation voltages:

 π 13xx3x: AC 3000Vrms π 13xx6x: AC 5000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017 Human body model (HBM) ±8kV Safety and regulatory approvals:

UL certificate number: E494497

3000Vrms/5000Vrms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A
VDE certificate number: 40053041/40052896

DIN VDE V 0884-11:2017-01 V_{IORM} =565V peak/1200V peak CQC certification per GB4943.1-2011

3 V to 5.5 V level translation

Wide temperature range: -40°C to 125°C RoHS-compliant, NB SOIC-16, WB SOIC-16 and

SSOP16 package

APPLICATIONS

General-purpose multichannel isolation Industrial field bus isolation Isolation Industrial automation systems Isolated switch mode supplies Isolated ADC, DAC Motor control

GENERAL DESCRIPTION

The $\pi1xxxxx$ is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSemi $iDivider^{\circ}$ technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The $\pi 1xxxxx$ isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

FUNCTIONAL BLOCK DIAGRAMS




Figure $1.\pi 130xxx/\pi 131xxx$ functional Block Diagram




Figure $2.\pi 130x3x$ Typical Application Circuit

PIN CONFIGURATIONS AND FUNCTIONS

Table $1.\pi 130 \text{Exx}$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Vıc	Logic Input C.
6	NC	No connect.
7	NC	No connect.
8	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
	NC/EN2	No connect for π 130E3X.
10		Output enable for $\pi 130E6X$. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
11	NC	No connect.
12	Voc	Logic Output C.
13	Vов	Logic Output B.
14	Voa	Logic Output A.
15	GND₂	Ground 2. This pin is the ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

0 V_{DD1} 16 V_{DD2} GND_1 15 GND₂ 14 V_{OA} 13 V_{OB} $V_{\text{IC}} \\$ 12 Voc NC 11 NC NC 10 NC/EN2 9 GND₂ GND_1 8

Figure 3. π 130Exx Pin Configuration

Table $2.\pi 131 \text{Exx}$ Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	NC	No connect.
7	NC/EN1	No connect for $\pi 131E3X$. Output enable for $\pi 131E6X$. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
8	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC/EN2	No connect for $\pi 131E3X$. Output enable for $\pi 131E6X$. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
11	NC	No connect.
12	Vıc	Logic Input C.
13	Vов	Logic Output B.
14	Voa	Logic Output A.
15	GND₂	Ground 2. This pin is the ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2.




Figure 4. π 131Exx Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Table 3.Absolute Maximum Ratings⁴ TA = 25°C, unless otherwise noted.

Parameter	Rating
Supply Voltages (V _{DD1} -GND ₁ , V _{DD2} -GND ₂)	−0.5 V ~ +7.0 V
Input Voltages (V _{IA} , V _{IB}) ¹	-0.5 V ∼ V _{DDx} + 0.5 V
Output Voltages (V _{OA} , V _{OB}) ¹	-0.5 V ∼ V _{DDx} + 0.5 V
Average Output Current per Pin ² Side 1 Output Current (I _{O1})	−10 mA ~ +10 mA
Average Output Current per Pin ² Side 2 Output Current (I _{O2})	−10 mA ~ +10 mA
Common-Mode Transients Immunity ³	−200 kV/µs ~ +200 kV/µs
Storage Temperature (T _{ST}) Range	−65°C ~ +150°C
Ambient Operating Temperature (T _A) Range	-40°C ~ +125°C

Notes:

RECOMMENDED OPERATING CONDITIONS

Table 4.Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DDx} ¹	3		5.5	V
High Level Input Signal Voltage	V _{IH}	0.7*V _{DDx} 1		V_{DDx}^{1}	V
Low Level Input Signal Voltage	V _{IL}			0.3*V _{DDx} ¹	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	Іоь			6	mA
Data Rate		0		200	Mbps
Junction Temperature	TJ	-40		150	°C
Ambient Operating Temperature	T_A	-40		125	°C

Notes:

Truth Tables

Table $5.\pi130E3x/\pi131E3x$ Truth Table

V _{lx} Input ¹	V _{DDI} State ¹	V State1	Default Low	Default High	Test Conditions /Comments	
Vix IIIput-	V _{DDI} State-	V _{DDO} State ¹	Vox Output ¹	Vox Output ¹	rest conditions / comments	
Low	Powered ²	Powered ²	Low	Low	Normal operation	
High	Powered ²	Powered ²	High	High	Normal operation	
Open	Powered ²	Powered ²	Low	High	Default output	
Don't Care⁴	Unpowered ³	Powered ²	Low	High	Default output ⁵	
Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance		

Notes:

 $^{{}^{1}}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

² See Figure 5 for the maximum rated current values for various temperatures.

³ See Figure 13 for Common-mode transient immunity (CMTI) measurement.

⁴Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

 $^{^{1}}$ V_{DDx} is the side voltage power supply $V_{\text{DD}}\text{,}$ where x = 1 or 2.

¹ V_{Ix}/V_{Ox} are the input/output signals of a given channel (A or B). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

² Powered means V_{DDx}≥ 2.95 V

 $^{^{3}}$ Unpowered means V_{DDx} < 2.30V

 $^{^4}$ Input signal (V_{1x}) must be in a low state to avoid powering the given V_{DDI} through its ESD protection circuitry.

⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 3us.

Table $6.\pi130E6x/\pi131E6x$ Truth Table

V. Immust1	EN1/2 State	V State1	V State1	Default Low	Default High	Test Conditions /Comments	
V _{Ix} Input ¹	EN1/2 State	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output1	Vox Output1	rest conditions / comments	
Low	High or NC	Powered ²	Powered ²	Low	Low	Normal operation	
High	High or NC	Powered ²	Powered ²	High	High	Normal operation	
Don't Care⁴	L	Powered ²	Powered ²	High Impedance	High Impedance	Disabled	
Open	High or NC	Powered ²	Powered ²	Low	High	Default output⁵	
Don't Care⁴	High or NC	Unpowered ³	Powered ²	Low	High	Default output⁵	
Don't Care⁴	L	Unpowered ³	Powered ²	High Impedance	High Impedance		
Don't Care⁴	Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance		

Notes:

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 7. π 13xE3x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, \\ T_A = 25 \\ ^{\circ}\text{C, unless otherwise noted.}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			5	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		200			Mbps	Within pulse width distortion (PWD) limit
Dranagation Dalay Time1		5.5	8	12.5	ns	@ 5V _{DC} supply
Propagation Delay Time ¹	t рнL, t рLН	6.5	9	13.5	ns	@ 3.3V _{DC} supply
	Ч		0.3	20		The max different time between tphL and tpLH@
Pulse Width Distortion	PWD		0.3	3.0	ns	5V _{DC} supply. And The value is t _{pHL} - t _{pLH}
Pulse Width Distortion	PWD		0.4	3.0	nc	The max different time between tphL and tplH@
			0.4	3.0	ns	3.3V _{DC} supply. And The value is t _{pHL} - t _{pLH}
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	.					temperature, load and voltage @ 5V _{DC} supply
Skew	t PSK				ns	The max different propagation delay time
				2		between any two devices at the same
					temperature, load and voltage @ 3.3V _{DC} supply	
						The max amount propagation delay time
			0	1.8	ns	differs between any two output channels in
Channel to Channel Propagation	+					the single device @ 5V _{DC} supply.
Delay Skew	t csĸ					The max amount propagation delay time
			0	2	ns	differs between any two output channels in
						the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 9.
Dynamic Input Supply Current per			9		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	Iddi (d)		9		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Output Supply Current	1		38		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	IDDO (D)		38		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Input Supply Current per	lee. (e)		5		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	Iddi (d)	5		/Mbps	CL = 0 pF @ 3.3V _{DC} Supply	
Dynamic Output Supply Current	Inna (n)		22		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	IDDO (D)		23		/Mbps	CL = 0 pF @ 3.3V _{DC} Supply

¹V_{Ix}/V_{Ox} are the input/output signals of a given channel (A or B). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

 $^{^2}$ Powered means $V_{DDx} \ge 2.95 \text{ V}$

³Unpowered means V_{DDx} < 2.30V

⁴Input signal (V_{IX}) must be in a low state to avoid powering the given V_{DDI}^1 through its ESD protection circuitry.

⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1 us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 3 us.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments	
Common-Mode Transient	CMTI	75			kV/μs	V = V 2 or 0V V = 1000 V	
Immunity ³	CIVITI			κν/μς	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V		
Jitter			120		ps p-p	See the litter Measurement section	
Jittei			20		ps rms	See the litter Measurement Section	
ESD (HBM - Human body model)	ESD		±8		kV		

Notes:

Table 8. π 13xE6x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \ or \ 5 V_{DC} \pm 10\%, \ T_A = 25 ^{\circ}C, \ unless \ otherwise \ noted.$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			5	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		200			Mbps	Within pulse width distortion (PWD) limit
Proposition Polov Time 1			12	16	ns	@ 5V _{DC} supply
Propagation Delay Time ¹	t рнL , t pLH		14	18.5	ns	@ 3.3V _{DC} supply
			0.3	3.0	nc	The max different time between tphL and tpLH@
Pulse Width Distortion	PWD		0.3	3.0	ns	5V _{DC} supply. And The value is t _{PHL} - t _{pLH}
Pulse Width Distortion	PVVD		0.4	3.0	ns	The max different time between tphl and tplh@
			0.4	3.0	115	3.3V _{DC} supply. And The value is t _{pHL} - t _{pLH}
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	tocu			ובע		temperature, load and voltage @ 5V _{DC} supply
Skew	t PSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V _{DC} supply
						The max amount propagation delay time
	tcsк		0	1.8	ns	differs between any two output channels in
Channel to Channel Propagation						the single device @ 5V _{DC} supply.
Delay Skew				2	ns	The max amount propagation delay time
			0			differs between any two output channels in
						the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 9.
Dynamic Input Supply Current per	logy (p)		10		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	Iddi (d)		10		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Output Supply Current	Inna (n)		45		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	IDDO (D)		45		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Input Supply Current per	I		9		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	Iddi (d)		9		/Mbps	CL = 0 pF @ 3.3V _{DC} Supply
Dynamic Output Supply Current	Inna (n)		28		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	IDDO (D)		20		/Mbps	CL = 0 pF @ 3.3V _{DC} Supply
Common-Mode Transient	CMTI		120		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V
Immunity ³	CIVITI	120			κν/μδ	VIN - VDDx 01 0V, VCM - 1000 V
Jitter			180		ps p-p	See the Jitter Measurement section
Jittei			30		ps rms	See the sitter ivieasurement section
ESD (HBM - Human body model)	ESD		±8		kV	

Notes:

 $^{^{1}}$ t_{pLH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 10.

 $^{^2\,}V_{DDx}$ is the side voltage power supply $V_{DD},$ where x = 1 or 2.

 $^{^{3}}$ See Figure 13 for Common-mode transient immunity (CMTI) measurement.

 $^{^4}$ tr means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, tr means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

Table 9.DC Specifications

 $\underline{V_{DD1}}$ - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} ±10% or 5 V_{DC} ±10%, T_A =25°C, unless otherwise noted.

	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V _{IT+}		0.6*V _{DDx} ¹	0.7*V _{DDx} ¹	V	
Falling Input Signal Voltage Threshold	V _{IT-}	0.3* V _{DDX} ¹	0.4* V _{DDX} ¹		V	
High Level Output Voltage	Von 1	V _{DDx} - 0.1	V_{DDx}		V	−20 µA output current
riigii Level Output voitage	VOH	V _{DDx} - 0.2	V _{DDx} - 0.1		V	-2 mA output current
Low Level Output Voltage	Vol		0	0.1	V	20 μA output current
Low Level Output voltage	VOL		0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I _{IN}	-10	0.5	10	μΑ	0 V ≤ Signal voltage ≤ V _{DDX} ¹
V _{DDx} ¹ Undervoltage Rising Threshold	V _{DDxUV+}	2.45	2.75	2.95	V	
V _{DDx} ¹ Undervoltage Falling Threshold	V _{DDxUV} -	2.30	2.60	2.75	V	
V _{DDx} ¹ Hysteresis	V _{DDxUVH}		0.15		V	

Notes:

Table 10.Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \ or \ 5 V_{DC} \pm 10\%, \ T_A = 25 ^{\circ}C, \ C_L = 0 \ pF, \ unless \ otherwise \ noted.$

Part	Symbol	Min	Tvn	Max	Unit	Test Conditions		
rait	Зуппрог		Тур	IVIGA	Oilit	Supply voltage	Input signal	
	I _{DD1} (Q)	0.13	0.16	0.20	mA		VI=0V for π13xEx0	
	IDD2 (Q)	1.25	1.56	2.03	mA	5V _{DC}	VI=5V for π13xEx1	
	I _{DD1} (Q)	0.31	0.39	0.50	mA	3 V DC	VI=5V for π13xEx0	
π130E3x	IDD2 (Q)	1.18	1.48	1.92	mA		VI=0V for π 13xEx1	
#130E3X	Idd1 (Q)	0.12	0.15	0.20	mA		VI=0V for π13xEx0	
	IDD2 (Q)	1.24	1.54	2.01	mA	3.3V _{DC}	VI=3.3V for π13xE	
	[DD1 (Q)	0.23	0.29	0.37	mA	3.3 V _{DC}	VI=3.3V for π13xE	
	DD2 (Q)	1.13	1.42	1.84	mA		VI=0V for π13xEx1	
	I _{DD1} (Q)	0.48	0.60	0.78	mA		VI=0V for π13xEx0	
	IDD2 (Q)	0.89	1.11	1.44	mA	- 5V _{DC}	VI=5V for π13xEx1	
	I _{DD1} (Q)	0.59	0.74	0.96	mA		VI=5V for π13xEx0	
π131E3x	DD2 (Q)	0.88	1.10	1.43	mA		VI=0V for π13xEx1	
#131L3X	I _{DD1} (Q)	0.47	0.59	0.77	mA		VI=0V for π13xEx0	
	DD2 (Q)	0.88	1.10	1.43	mA	3.3V _{DC}	VI=3.3V for π13xE	
	[DD1 (Q)	0.52	0.65	0.85	mA	3.3 V DC	VI=3.3V for π13xE	
	DD2 (Q)	0.83	1.04	1.35	mA		VI=0V for π13xEx1	
	I _{DD1} (Q)	0.10	0.12	0.20	mA		VI=0V for π13xEx0	
	IDD2 (Q)	1.25	1.65	2.23	mA	5V _{DC}	VI=5V for π13xEx1	
	I _{DD1} (Q)	0.31	0.44	0.61	mA	ov _{DC}	VI=5V for π13xEx0	
π130E6x	IDD2 (Q)	1.18	1.52	2.06	mA		VI=0V for π13xEx1	
WISOEQX	IDD1 (Q)	0.09	0.11	0.20	mA		VI=0V for π13xEx0	
	IDD2 (Q)	1.24	1.60	2.17	mA	3.3V _{DC}	VI=3.3V for π13xE	
	I _{DD1} (Q)	0.23	0.28	0.38	mA	3.3 V DC	VI=3.3V for π13xE	
	IDD2 (Q)	1.13	1.47	1.98	mA		VI=0V for π13xEx1	
π131E6x	I _{DD1} (Q)	0.48	0.61	0.80	mA	5V _{DC}	VI=0V for π13xEx0	

 $^{^{1}}t_{pLH}$ = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 10.

 $^{^{2}}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

³See Figure 13 for Common-mode transient immunity (CMTI) measurement.

⁴ t_r means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t_f means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

 $^{^{1}}$ V_{DDx} is the side voltage power supply $V_{DD}\text{,}$ where x = 1 or 2.

ĺ	IDD2 (Q)	0.89	1.09	1.42	mA		VI=5V for π13xEx1
Ī	I _{DD1} (Q)	0.59	0.80	1.04	mA		VI=5V for π13xEx0
	DD2 (Q)	0.88	1.06	1.38	mA		VI=0V for π 13xEx1
Ī	I _{DD1} (Q)	0.47	0.59	0.77	mA		VI=0V for π13xEx0
	DD2 (Q)	0.88	1.08	1.41	mA	3.3V _{DC}	VI=3.3V for π13xEx1
Ī	I _{DD1} (Q)	0.52	0.68	0.89	mA	3.3VDC	VI=3.3V for π13xEx0
	IDD2 (Q)	0.83	1.00	1.30	mA		VI=0V for π13xEx1

Table 11.Total Supply Current vs. Data Throughput (CL = 0 pF)

 $\underline{V_{DD1}} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\% \text{ or } 5V_{DC} \pm 10\%, T_A = 25^{\circ}\text{C}, \ C_L = 0 \text{ pF, unless otherwise noted.}$

Part	Symbol		150 Kbps			10 Mbps			100 Mbps		Unit	Supply
rdil	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Onit	voltage
	I _{DD1}		0.26	0.39		0.44	0.66		2.87	4.31	mA	EV
π130E3x	I _{DD2}		1.52	2.28		2.82	4.22		13.08	19.61	IIIA	5V _{DC}
MISUESX	I _{DD1}		0.21	0.32		0.34	0.51		1.69	2.54	mΛ	2 21/
	I _{DD2}		1.49	2.23		2.29	3.43		8.50	12.75	mA	3.3V _{DC}
	I _{DD1}		0.66	0.99		1.17	1.76		6.21	9.32	mA	5V _{DC}
π131E3x	I _{DD2}		1.11	1.67		2.03	3.04		9.68	14.51	IIIA	3 V DC
WI3IL2X	I _{DD1}		0.62	0.93		0.93	1.40		3.90	5.85	mA	3.3V _{DC}
	I _{DD2}		1.08	1.62		1.63	2.44		6.22	9.33		3.3 V DC
	I _{DD1}		0.29	0.40		0.76	1.15		6.55	9.82	1	5V _{DC}
π130E6x	I _{DD2}		1.60	2.40		2.89	4.32		14.62	21.93	mA	J V DC
NISUEOX	I _{DD1}		0.20	0.30		0.47	0.71		3.83	5.74	mA	3.3V _{DC}
	I _{DD2}		1.55	2.32		2.36	3.53		9.92	14.88	IIIA	3.3 V DC
	I _{DD1}		0.72	1.08		1.54	2.31		9.63	14.45	mA	EV.
π131E6x	I _{DD2}		1.62	2.44		2.66	3.99		11.94	17.90		5V _{DC}
WISILOX	I _{DD1}		0.64	0.96		1.18	1.78		5.97	8.96	mΛ	3.3V _{DC}
	I _{DD2}		1.54	2.31		2.22	3.32		8.04	12.06	mA 3.3	3.3VDC

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 12.Insulation Specifications

Parameter	Cumbal	Value		Unit	Test Conditions/Comments
Parameter	Symbol	π13xE3x	π13xE6x	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (CLR)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		≥11	≥21	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	>400	V	DIN EN 60112 (VDE 0303-11):2010-05
Material Group		II	II		IEC 60112:2003 + A1:2009

PACKAGE CHARACTERISTICS

Table 13. Package Characteristics

Dougraphou	Cumah al	Туріса	l Value	Unit		
Parameter	Symbol	π13xE3x	π13xE6x		Test Conditions/Comments	

Resistance (Input to Output) ¹	Rıo	10 ¹¹	10 11	Ω	
Capacitance (Input to Output) ¹	Сю	1.5	1.5	pF	@1MHz
Input Capacitance ²	Cı	3	3	pF	@1MHz
IC Junction to Ambient Thermal Resistance	Αιθ	100	45	°C/W	Thermocouple located at center of package underside

Notes:

REGULATORY INFORMATION

See Table 14 for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 14.Regulatory

Regulatory	π13xE3x	π13xE6x	
	Recognized under UL 1577	Recognized under UL 1577	
	Component Recognition Program ¹	Component Recognition Program ¹	
UL	Single Protection, 3000 V rms Isolation Voltage	Single Protection, 5000 V rms Isolation Voltage	
	File (E494497)	File (E494497)	
	DIN VDE V 0884-11:2017-01 ²	DIN VDE V 0884-11:2017-01 ²	
VDE	Basic insulation, V _{IORM} = 565V peak, V _{IOSM} = 3615 V peak	Basic insulation, V _{IORM} = 1200 V peak, V _{IOSM} = 5000 V peak	
	File (40053041)	File (40052896)	
	Certified under CQC11-471543-2012 and GB4943.1-2011	Certified under CQC11-471543-2012 and GB4943.1-2011	
	Basic insulation at 500 V rms (707 V peak) working voltage	Basic insulation at 845 V rms (1200 V peak) working voltage	
CQC	Reinforced insulation at 250 V rms (353 V peak)	Reinforced insulation at 422 V rms (600 V peak)	
	NB SOIC-16 File (CQC20001260212)	WB SOIC-16 File (CQC20001260258)	
	SSOP16 File (CQC20001260213)		

Notes

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

Table 15.VDE Insulation Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic		Unit
Description	rest conditions/comments	Syllibol	π13xE3x	π13xE6x	Oill
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage ≤ 150 V rms			I to IV	I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 400 V rms			I to III	I to III	
Climatic Classification			40/105/21	40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum repetitive peak isolation voltage		Viorm	565	1200	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd (m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V _{pd} (m)	848	1800	V peak
Input to Output Test Voltage, Method A		V _{pd (m)}			
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.2 = V_{pd (m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V _{pd} (m)	678	1440	V peak

¹The device is considered a 2-terminal device; Short-circuit all terminals on the VDD1 side as one terminal, and short-circuit all terminals on the VDD2 side as the other terminal.

²Testing from the input signal pin to ground.

¹ In accordance with UL 1577, each π 130E3X/ π 131E3X is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each π 130E6X/ π 131E6X is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 sec

² In accordance with DIN V VDE V 0884-11, each π 130E3X/ π 131E3X is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial discharge detection limit = 5 pC); each π 130E6X/ π 131E6X is proof tested by ≥ 1800 V peak for 1 sec.

Description	Test Conditions/Comments	Symbol	Characteristic		Unit
Description	rest conditions/comments	Зуппоп	π13xE3x	π13xE6x	Onit
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		678	1440	V peak
Highest Allowable Overvoltage		Vютм	4200	7071	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2/50 µs combination wave, VTEST = 1.3 × VIOSM (qualification) ¹	Viosm	3615	5000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see <i>Figure 5</i>)				
Maximum safety Temperature		T _S	150	150	°C
Maximum Power Dissipation at 25°C		P_S	1.67	2.78	W
Insulation Resistance at T _S	V _{IO} = 500 V	R_S	>109	>109	Ω

Notes:

Typical Thermal Characteristic




Figure 5.Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per VDE (left: $\pi13xE3x$; right: $\pi13xE6x$)




Figure 6.UVLO vs. Free-Air Temperature




Figure 7.π13xE3x Propagation Delay Time vs. Free-Air Temperature

¹In accordance with DIN V VDE V 0884-11, π 1xxx3x is proof tested by applying a surge isolation voltage 4700 V, π 1xxx6x is proof tested by applying a surge isolation voltage 6500 V.




Figure $8.\pi13$ xM6x Propagation Delay Time vs. Free-Air Temperature

Timing test information




Figure 9.Transition time waveform measurement

Figure 10. Propagation delay time waveform measurement

APPLICATIONS INFORMATION

OVERVIEW

The $\pi 1 \times \times \times \times \times$ are 2PaiSemi digital isolators product family based on 2PaiSemi unique *iDivider*® technology. Intelligent voltage **Divider** technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, *iDivider*® is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced anti-interference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative *iDivider*® design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The $\pi1xxxxx$ isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The $\pi 130 \text{Exx}/\pi 131 \text{Exx}$ are the outstanding 200Mbps Triple-channel digital isolators with the enhanced ESD capability. the devices transmit data across an isolation barrier by layers of silicon dioxide isolation.

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V, and 5 V logic. The $\pi 130 \text{Exx}/\pi 131 \text{Exx}$ have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the fail-safe output state of low or high.

PCB LAYOUT

The low-ESR ceramic bypass capacitors must be connected between V_{DD1} and GND_1 and between V_{DD2} and GND_2 . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1 μF and 10 μF . The user may also include resistors (50–300 $\Omega)$ in series with the inputs and outputs if the system is excessively noisy, or in order to enhance the anti ESD ability of the system.

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias.

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.




Figure 11.Recommended Printed Circuit Board Layout

JITTER MEASUREMENT

The eye diagram shown in the Figure 12provides the jitter measurement result for the $\pi130\text{Exx}/\pi131\text{Exx}$. The Keysight 81160A pulse function arbitrary generator works as the data source for the $\pi130\text{Exx}/\pi131\text{Exx}$, which generates 100Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the $\pi130\text{Exx}/\pi131\text{Exx}$ output waveform and recoveries the eye diagram with the SDA tools and eye diagram analysis tools. The result shows a typical measurement jitter data.




Figure 12.π130Exx/π131Exx Eye Diagram

CMTI MEASUREMENT

To measure the Common-Mode Transient Immunity (CMTI) of $\pi1xxxxx$ isolator under specified common-mode pulse magnitude (VCM) and specified slew rate of the common-mode pulse (dVCM/dt) and other specified test or ambient conditions, The common-mode pulse generator (G1) will be capable of providing fast rise and fall pulses of specified magnitude and duration of the common-mode pulse (VCM),such that the maximum common-mode slew rates (dVCM/dt) can be applied to $\pi1xxxxx$ isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of $\pi1xxxxx$ isolator, and shall be capable of providing positive transients as well as negative transients.




Figure 13.Common-mode transient immunity (CMTI) measurement

OUTLINE DIMENSIONS




Figure 14. 16-Lead Narrow Body SOIC [NB SOIC-16] Outline Package—dimension unit(mm)

19.40
10.20

BASE METAL

0.43
0.35

SECTION B—B

SECTION B—B

Figure 15.16-Lead Wide Body SOIC [WB SOIC-16] Outline Package—dimension unit(mm)




Figure 16.16-Lead SSOP [SSOP16] Outline Package

Land Patterns

16-Lead Narrow Body SOIC [NB SOIC-16]

The figure below illustrates the recommended land pattern details for the π 1xxxxx in a 16-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 17.16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern

Table 16.16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	5.40	mm
E	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.55	mm

Note:

1.This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

16-Lead Wide Body SOIC [WB SOIC-16]

The figure below illustrates the recommended land pattern details for the $\pi1xxxxx$ in a 16-pin wide-body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 18. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern

Table 17. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	9.40	mm
E	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.90	mm

Note:

1.This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

16-Lead SSOP

The figure below illustrates the recommended land pattern details for the $\pi 1xxxxx$ in a 16-Lead SSOP package. The table lists the values for the dimensions shown in the illustration.




Figure 19. 16-Lead SSOP Land Pattern

Table 18. 16-Lead SSOP Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	5.40	mm
E	Pad row pitch	0.635	mm
X1	Pad width	0.40	mm
Y1	Pad length	1.55	mm

Note:

1. This land pattern design is based on IPC -7351

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

Top Marking




Line 1	πXXXXXX=Product name
	YY = Work Year
Line 2	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXX, no special meaning

Figure 20. Top marking

REEL INFORMATION


16-Lead Narrow Body SOIC [NB SOIC-16]




Note: The Pin 1 of the chip is in the quadrant Q1


Figure 21. 16-Lead Narrow Body SOIC [NB SOIC-16] Reel Information—dimension unit(mm)

16-Lead Wide Body SOIC [WB SOIC-16]





Items	Size(mm)	Items	Size(mm)
F	1.75±0.10	W	16.00±0.30
F	7.50±0.05	Р	12.00±0.10
<u>'</u>		A0	10.90±0.10
P2	2.00±0.05	BO	10.80±0.10
D	1.55±0.05	KO	3.00±0.10
D1	1.5±0.10	t	0.30±0.05
P0	4.00±0.10	K1	2.70±0.10
10P0	40.00±0.20	θ	5° TYP



Note: The Pin 1of the chip is in the quadrant Q1

Figure 22. 16-Lead Wide Body SOIC [WB SOIC-16] Reel Information

16-Lead SSOP




Figure 23. 16-Lead SSOP Reel Information—dimension unit(mm)

ORDERING GUIDE

Table 19. Ordering Guide

Table 15. Ordering duide								
Model Name ¹	Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Isolation Rating (kV rms)	Fail-Safe Output State	Package	MSL Peak Temp ²	MOQ/ Quantity per reel ³
π130E31	-40 to 125°C	3	0	3	High	NB SOIC-16	Level-3-260C-168 HR	2500
π130E30	-40 to 125°C	3	0	3	Low	NB SOIC-16	Level-3-260C-168 HR	2500
π131E31	-40 to 125°C	2	1	3	High	NB SOIC-16	Level-3-260C-168 HR	2500
π131E30	-40 to 125°C	2	1	3	Low	NB SOIC-16	Level-3-260C-168 HR	2500
π130E61	-40 to 125°C	3	0	5	High	WB SOIC-16	Level-3-260C-168 HR	1500
π130E60	-40 to 125°C	3	0	5	Low	WB SOIC-16	Level-3-260C-168 HR	1500
π131E61	-40 to 125°C	2	1	5	High	WB SOIC-16	Level-3-260C-168 HR	1500
π 131E60	-40 to 125°C	2	1	5	Low	WB SOIC-16	Level-3-260C-168 HR	1500
π130E31S	-40 to 125°C	3	0	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π130E30S	-40 to 125°C	3	0	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000
π131E31S	-40 to 125°C	2	1	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π 131E30S	-40 to 125°C	2	1	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000


Note:

 $^{^{\}text{1.}}$ Pai1xxxxx is equals to π1xxxxx in the customer BOM.

^{2.} MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

^{3.} MOQ, minimum ordering quantity.

PART NUMBER NAMED RULE



Notes:

Pai1xxxxx is equals to π 1xxxxx in the customer BOM

Figure 24. Part Number Named Rule

IMPORTANT NOTICE AND DISCLAIMER

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681

2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

REVISION HISTORY

Revision	Date	Page	Change Record	
1.0	2018/09/17	All	Initial version	
1.1	2018/11/28	P11	Changed the recommended bypass capacitor value.	
1.2	2019/09/08	Page1 Changed the contact address. Add iDivider technology description in General Description. Changed propagation delay time, CMTI and HBM ESD. Added WB SOIC-16 Lead information.		
1.3	2019/12/20	Page1,11,14	Changed description of π 1xxx6x.	
1.4	2020/02/16	Page1	Changed propagation delay time.	
1.5	2020/02/25	Page5	Changed Pulse Width Distortion.	
1.6	2020/03/16	Page6	Changed VDDx Undervoltage Threshold and Regulatory Information. Added information of Land Patterns and Top Marking	
1.7	2020/04/16	Page12	Optimize description and format to make it consistent with the Chinese version.	
1.8	2021/05/17	Page 1,5~10	Changed Regulatory Information. Added propagation delay time and supply current of $\pi1xxE6x$.	

