

Enhanced ESD, 3.0 kV rms/5.0 kV rms 10Mbps Dual-Channel Digital Isolators

Data Sheet

$\pi 120M/\pi 121M/\pi 122M$

FEATURES

Ultra-low power consumption (1Mbps): 0.58mA/Channel

High data rate: 10Mbps

High common-mode transient immunity:

 π 12xx3x: 75 kV/ μ s typical π 12xx6x: 120 kV/ μ s typical

High robustness to radiated and conducted noise

Low propagation delay: 9 ns typical

Isolation voltages:

 π 12xx3x: AC 3000Vrms π 12xx6x: AC 5000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017

Human body model (HBM) ±8kV

Safety and regulatory approvals:

UL certificate number: E494497

3000Vrms/5000Vrms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A

VDE certificate number: 40053041/40052896

DIN VDE V 0884-11:2017-01 V_{IORM} =565V peak/1200V peak

CQC certification per GB4943.1-2011

3 V to 5.5 V level translation

Wide temperature range: -40°C to 125°C

RoHS-compliant, NB SOIC-8, WB SOIC-16 package

APPLICATIONS

General-purpose multichannel isolation Industrial field bus isolation Isolation Industrial automation systems Isolated switch mode supplies Isolated ADC, DAC Motor control

GENERAL DESCRIPTION

The $\pi 1xxxxx$ is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSemi $iDivider^{\circ}$ technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit voltage signal

directly cross the isolator capacitor without signal modulation and demodulation.

The $\pi 1xxxxx$ isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

FUNCTIONAL BLOCK DIAGRAMS




Figure $1.\pi 120xxx/\pi 121xxx/\pi 122xxx$ functional Block Diagram




Figure 2. π 120xxx Typical Application Circuit

Rev.1.9

PIN CONFIGURATIONS AND FUNCTIONS

Table $1.\pi120M3x$ Pin Function Descriptions

Pin No.	n No. Name Description						
FIII NO.	Ivaille	Description					
1	V_{DD1}	Supply Voltage for Isolator Side 1.					
2	VIA	Logic Input A.					
3	VIB	Logic Input B.					
4	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.					
5	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.					
6	Vов	Logic Output B.					
7	Voa	Logic Output A.					
8	V _{DD2}	Supply Voltage for Isolator Side 2.					




Figure $3.\pi 120M3x$ Pin Configuration

Table $2.\pi121M3x$ Pin Function Descriptions

Pin No.	Name	Description					
1	V _{DD1}	Supply Voltage for Isolator Side 1.					
2	VIA	Logic Input A.					
3	Vов	Logic Output B.					
4	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.					
5	GND_2	Ground 2. This pin is the ground reference for Isolator Side 2.					
6	VIB	Logic Input B.					
7	Voa	Logic Output A.					
8	V _{DD2}	Supply Voltage for Isolator Side 2.					




Figure $4.\pi121M3x$ Pin Configuration

Table 3.π122M3x Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	Voa	Logic Output A.
3	VIB	Logic Input B.
4	GND_1	Ground 1. This pin is the ground reference for Isolator Side 1.
5	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
6	Vов	Logic Output B.
7	VIA	Logic Input A.
8	V _{DD2}	Supply Voltage for Isolator Side 2.




Figure $5.\pi 122M3x$ Pin Configuration

Table $4.\pi120M6x$ Pin Function Descriptions

Pin No.	Name	Description
1	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
2	NC	No connect.
3	V _{DD1}	Supply Voltage for Isolator Side 1.
4	VIA	Logic Input A.
5	VIB	Logic Input B.
6	NC	No Connect.
7	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND_2	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC	No Connect.
11	NC	No Connect.
12	Vов	Logic Output B.
13	Voa	Logic Output A.
14	V _{DD2}	Supply Voltage for Isolator Side 2.
15	NC	No Connect.
16	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.




Figure $6.\pi120M6x$ Pin Configuration

Table $5.\pi121M6x$ Pin Function Descriptions

Pin No.	Name	Description
1	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
2	NC	No Connect.
3	V _{DD1}	Supply Voltage for Isolator Side 1.
4	VIA	Logic Input A.
5	Vов	Logic Output B.
6	NC	No Connect.
7	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
8	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC	No Connect.
11	NC	No Connect.
12	VIB	Logic Input B.
13	Voa	Logic Output A.
14	V _{DD2}	Supply Voltage for Isolator Side 2.
15	NC	No Connect.
16	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.




Figure 7. π 121M6x Pin Configuration

Table $6.\pi122M6x$ Pin Function Descriptions

Pin No.	Name	Description
1	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
2	NC	No Connect.
3	V_{DD1}	Supply Voltage for Isolator Side 1.
4	Voa	Logic Output A.
5	VIB	Logic Input B.
6	NC	No Connect.
7	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.
8	GND_1	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC	No Connect.
11	NC	No Connect.
12	Vов	Logic Output B.
13	VIA	Logic Input A.
14	V _{DD2}	Supply Voltage for Isolator Side 2.
15	NC	No Connect.
16	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.




Figure $8.\pi 122 M6x$ Pin Configuration

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 7.Absolute Maximum Ratings⁴

Parameter	Rating	
Supply Voltages (V _{DD1} -GND ₁ , V _{DD2} -GND ₂)	−0.5 V to +7.0 V	
Input Voltages (V _{IA} , V _{IB}) ¹	$-0.5 \text{ V to V}_{DDx} + 0.5 \text{ V}$	
Output Voltages (V _{OA} , V _{OB}) ¹	$-0.5 \text{ V to V}_{DDx} + 0.5 \text{ V}$	
Average Output Current per Pin ² Side 1 Output Current (I _{O1})	−10 mA to +10 mA	
Average Output Current per Pin ² Side 2 Output Current (I _{O2})	−10 mA to +10 mA	
Common-Mode Transients Immunity ³	-200 kV/μs to +200 kV/μs	
Storage Temperature (T _{ST}) Range	-65°C to +150°C	
Ambient Operating Temperature (T _A) Range	-40°C to +125°C	

Notes:

 $^{^{1}}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

RECOMMENDED OPERATING CONDITIONS

Table 8. Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DDx} ¹	3		5.5	V
High Level Input Signal Voltage	V_{IH}	$0.7*V_{DDx}^{1}$		V_{DDx}^{1}	V
Low Level Input Signal Voltage	V _{IL}	0		$0.3*V_{DDx}^{1}$	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	Іоь			6	mA
Data Rate		0		10	Mbps
Junction Temperature	TJ	-40		150	°C
Ambient Operating Temperature	T _A	-40		125	°C

Notes:

Truth Tables

Table $9.\pi120xxx/\pi121xxx/\pi122xxx$ Truth Table

V _{Ix} Input ¹	V _{DDI} State ¹	V State1	Default Low	Default High	Test Conditions
Vix IIIput-	V _{DDI} State	V _{DDO} State ¹	Vox Output ¹	Vox Output ¹	/Comments
Low	Powered ²	Powered ²	Low	Low	Normal operation
High	Powered ²	Powered ²	High	High	Normal operation
Open	Powered ²	Powered ²	Low	High	Default output
Don't Care⁴	Unpowered ³	Powered ²	Low	High	Default output⁵
Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance	

Notes:

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table $10.\pi12xM3x$ Switching Specifications

 V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} ±10% or 5 V_{DC} ±10%, T_A =25°C, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within PWD limit
Propagation Delay Time ¹	t рнг, t ргн	5.5	8	12.5	ns	@ 5V _{DC} supply
Fropagation Delay Time-		6.5	9	13.5	ns	@ 3.3V _{DC} supply
	ion PWD	0.3	0.2	3.0	ns	The max different time between tphl and tplh@
Pulse Width Distortion			0.5	5.0		$5V_{DC}$ supply. And The value is $\mid t_{pHL}$ - $t_{pLH} \mid$
ruise Width Distortion	FWD		0.4	3.0		The max different time between tpHL and tpLH@
			0.4	5.0	ns	3.3V _{DC} supply. And The value is t _{pHL} - t _{pLH}

² See Figure 9 for the maximum rated current values for various temperatures.

³ See Figure 17 for Common-mode transient immunity (CMTI) measurement.

⁴Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

¹ V_{DDx} is the side voltage power supply V_{DD} , where x = 1 or 2.

¹ V_{Ix}/V_{Ox} are the input/output signals of a given channel (A or B). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

² Powered means V_{DDx}≥ 2.95 V

³ Unpowered means V_{DDx} < 2.30V

 $^{^4}$ Input signal (V_{Ix}) must be in a low state to avoid powering the given V_{DDI}^1 through its ESD protection circuitry.

⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 3us.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	t _{PSK}					temperature, load and voltage @ 5V _{DC} supply
Skew	LPSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V _{DC} supply
						The max amount propagation delay time
			0	1.8	ns	differs between any two output channels in
Channel to Channel Propagation	t csk					the single device @ 5V _{DC} supply.
Delay Skew	L CSK		0	2		The max amount propagation delay time
					ns	differs between any two output channels in
						the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 13.
Dynamic Input Supply Current per			0		μΑ	
Channel	DDI (D)		9		/Mbps	Inputs switching, 50% duty cycle square wave,
Dynamic Output Supply Current	1		38		μΑ	$CL = 0 pF @ 5V_{DC} Supply$
per Channel	IDDO (D)		38		/Mbps	
Dynamic Input Supply Current per	1		5		μΑ	
Channel	DDI (D)		5		/Mbps	Inputs switching, 50% duty cycle square wave,
Dynamic Output Supply Current			22		μΑ	$CL = 0 pF @ 3.3V_{DC} Supply$
per Channel	IDDO (D)		23		/Mbps	
Common-Mode Transient	CNATI				lay/	V 22-0V V 1000 V
Immunity ³	CMTI		75		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000 \text{ V}$.
Jitter			120		ps p-p	Soo the litter Measurement section
Jitter			20		ps rms	See the Jitter Measurement section
ESD(HBM - Human body model)	ESD		±8		kV	

Notes:

Table 11. π 12xM6x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, T_A = 25 \\ ^{\circ}\text{C, unless otherwise noted.}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width PW				100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within PWD limit
Propagation Delay Time ¹	+ +		12	16	ns	@ 5V _{DC} supply
Propagation Delay Time-	t рнL , t pLн		14	18.5	ns	@ 3.3V _{DC} supply
			0.3	2.0		The max different time between tphL and tpLH@
Pulse Width Distortion	PWD	0.5	3.0	ns	$5V_{DC}$ supply. And The value is $\mid t_{pHL}$ - $t_{pLH} \mid$	
Pulse Width Distortion			0.4	3.0	nc	The max different time between tphL and tpLH@
		0.4	3.0	ns	$3.3V_{DC}$ supply. And The value is \mid t_{pHL} - t_{pLH} \mid	
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	t _{PSK} -					temperature, load and voltage @ 5V _{DC} supply
Skew	LPSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V _{DC} supply

 $^{^{1}}t_{\text{pLH}}$ = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 14.

 $^{^{2}}$ V_{DDx} is the side voltage power supply V_{DD} , where x = 1 or 2.

 $^{^{\}rm 3}\,\mbox{See}$ Figure 17 for Common-mode transient immunity (CMTI) measurement.

⁴ t_r means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t_f means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

Data Sheet

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Channel to Channel Propagation	+		0	1.8	ns	The max amount propagation delay time differs between any two output channels in the single device @ 5V _{DC} supply.
Delay Skew	tcsк		0	2	ns	The max amount propagation delay time differs between any two output channels in the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 13.
Dynamic Input Supply Current per Channel	Iddi (d)		10		μA /Mbps	Inputs switching, 50% duty cycle square wave,
Dynamic Output Supply Current per Channel	IDDO (D)		45		μA /Mbps	- CL = 0 pF @ $5V_{DC}$ Supply
Dynamic Input Supply Current per Channel	Iddi (d)		9		μA /Mbps	Inputs switching, 50% duty cycle square wave, CL = 0 pF @ 3.3V _{DC} Supply
Dynamic Output Supply Current per Channel	Iddo (d)		28		μA /Mbps	СС - 0 рг @ 3.3 v вс зирргу
Common-Mode Transient Immunity ³	CMTI		120		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V.
Jitter			180		ps p-p	See the Jitter Measurement section
Jittei			30		ps rms	
ESD(HBM - Human body model)	ESD		±8		kV	

Notes:

Table 12.DC Specifications

 V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} ±10% or 5 V_{DC} ±10%, T_A =25°C, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V _{IT+}		0.6*V _{DDx} 1	0.7*V _{DDx} 1	V	
Falling Input Signal Voltage Threshold	V _{IT} -	0.3* V _{DDX} ¹	0.4* V _{DDX} ¹		V	
High Level Output Voltage	Von ¹	V _{DDx} - 0.1	V_{DDx}		V	–20 μA output current
nigii Levei Output voitage	V OH -	V _{DDx} - 0.2	V _{DDx} - 0.1		V	-2 mA output current
Low Level Output Voltage	Va		0	0.1	V	20 μA output current
Low Level Output Voltage	Vol		0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I _{IN}	-10	0.5	10	μΑ	0 V ≤ Signal voltage ≤ V _{DDX} ¹
V _{DDx} ¹ Undervoltage Rising Threshold	V _{DDxUV+}	2.45	2.75	2.95	V	
V _{DDx} ¹ Undervoltage Falling Threshold	V _{DDxUV} -	2.30	2.60	2.75	V	
V _{DDx} ¹ Hysteresis	VDDxUVH		0.15		V	

Notes:

Table 13.Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, \\ T_A = 25 \\ ^{\circ}\text{C}, \\ C_L = 0 \text{ pF, unless otherwise noted.}$

Part	Symbol	Min	Typ	Гур Мах	Unit	Test Conditions		
rait	Зуппоот	IVIIII	ТУР	IVIAX	Onic	Supply voltage	Input signal	
	DD1 (Q)	0.06	0.08	0.10	mA		VI=0V for π12xMx0	
π120M3x	DD2 (Q)	0.78	0.98	1.27	mA	5V _{DC}	VI=5V for π12xMx1	
#120IVI3X	DD1 (Q)	0.16	0.20	0.26	mA	2 A DC	VI=5V for π12xMx0	
	IDD2 (Q)	0.74	0.92	1.20	mA		VI=0V for π12xMx1	

 $^{^{1}}$ -t_{pLH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 14.

 $^{^{2\}cdot}V_{DDx}$ is the side voltage power supply V_{DD} , where x=1 or 2.

³ See Figure 17 for Common-mode transient immunity (CMTI) measurement.

⁴·t_r means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t_f means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

 $^{^{1}}$ V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

π 120M/ π 121M/ π 122M

Part	Symbol	Min	Тур	Max	Unit	Test Conditions		
Part	Symbol	IVIIII	Тур	IVIAX	Onit	Supply voltage	Input signal	
	IDD1 (Q)	0.06	0.08	0.10	mA		VI=0V for π12xMx0	
	IDD2 (Q)	0.77	0.97	1.26	mA	3.3V _{DC}	VI=3.3V for π 12xMx2	
	DD1 (Q)	0.12	0.15	0.19	mA	3.3 4 00	VI=3.3V for π12xMx	
	IDD2 (Q)	0.71	0.89	1.15	mA		VI=0V for π 12xMx1	
	DD1 (Q)	0.42	0.52	0.68	mA		VI=0V for π 12xMx0	
	DD2 (Q)	0.42	0.52	0.68	mA	5V _{DC}	VI=5V for π12xMx1	
	DD1 (Q)	0.44	0.55	0.71	mA	- 50	VI=5V for π12xMx0	
π121M3x	DD2 (Q)	0.44	0.55	0.71	mA		VI=0V for π 12xMx1	
	IDD1 (Q)	0.41	0.52	0.67	mA		VI=0V for π12xMx0	
	IDD2 (Q)	0.41	0.52	0.67	mA	3.3V _{DC}	VI=3.3V for π12xMx	
	DD1 (Q)	0.41	0.51	0.66	mA		VI=3.3V for π12xMx	
	IDD2 (Q)	0.41	0.51	0.66	mA		VI=0V for π 12xMx1	
	DD1 (Q)	0.42	0.52	0.68	mA		VI=0V for π 12xMx0	
_	DD2 (Q)	0.42	0.52	0.68	mA	5V _{DC}	VI=5V for π12xMx1	
	DD1 (Q)	0.44	0.55	0.71	mA		VI=5V for π12xMx0	
π122M3x	IDD2 (Q)	0.44	0.55	0.71	mA		VI=0V for π12xMx1	
	DD1 (Q)	0.41	0.52	0.67	mA		VI=0V for π12xMx0	
_	IDD2 (Q)	0.41	0.52	0.67	mA	3.3V _{DC}	VI=3.3V for π12xMx	
	DD1 (Q)	0.41	0.51	0.66	mA		VI=3.3V for π 12xMx VI=0V for π 12xMx1	
	IDD2 (Q)	0.41	0.51	0.66	mA			
	IDD1 (Q)	0.06 0.78	0.10 1.12	0.13 1.46	mA mA		VI=0V for π 12xMx0 VI=5V for π 12xMx1	
-	IDD2 (Q)	0.78	0.32	0.41	mA	- 5V _{DC}		
	Idd1 (Q) Idd2 (Q)	0.74	1.03	1.35	mA		VI=5V for π 12xMx0 VI=0V for π 12xMx1	
π120M6x	IDD2 (Q)	0.06	0.10	0.12	mA		VI=0V for π 12xMx0	
	IDD1 (Q)	0.77	1.09	1.42	mA		VI=0.7 IOI π 12xIVIXU VI=3.3V for π 12xMx	
	IDD2 (Q)	0.12	0.21	0.27	mA	3.3V _{DC}	VI=3.3V for π12xMx	
	IDD2 (Q)	0.71	1.01	1.30	mA		VI=0V for π 12xMx1	
	IDD2 (Q)	0.42	0.60	0.78	mA		VI=0V for π12xMx0	
	IDD2 (Q)	0.42	0.60	0.78	mA		VI=5V for π 12xMx1	
	IDD1 (Q)	0.44	0.66	0.85	mA	5V _{DC}	VI=5V for π12xMx0	
	IDD2 (Q)	0.44	0.66	0.85	mA		VI=0V for π 12xMx1	
π121M6x	I _{DD1} (Q)	0.41	0.58	0.74	mA		VI=0V for π12xMx0	
	I _{DD2} (Q)	0.41	0.58	0.74	mA		VI=3.3V for π 12xMx	
-	I _{DD1} (Q)	0.41	0.59	0.77	mA	3.3V _{DC}	VI=3.3V for π12xMx	
	I _{DD2} (Q)	0.41	0.59	0.77	mA		VI=0V for π12xMx1	
	I _{DD1} (Q)	0.42	0.60	0.78	mA		VI=0V for π12xMx0	
	I _{DD2} (Q)	0.42	0.60	0.78	mA		VI=5V for π12xMx1	
-	IDD1 (Q)	0.44	0.66	0.85	mA	5V _{DC}	VI=5V for π12xMx0	
4221.5	IDD2 (Q)	0.44	0.66	0.85	mA		VI=0V for π12xMx1	
π122M6x	I _{DD1} (Q)	0.41	0.58	0.74	mA		VI=0V for π12xMx0	
	IDD2 (Q)	0.41	0.58	0.74	mA	2.27	VI=3.3V for π12xMx	
	I _{DD1} (Q)	0.41	0.59	0.77	mA	3.3V _{DC}	VI=3.3V for π12xMx	
	I _{DD2} (Q)	0.41	0.59	0.77	mA		VI=0V for π12xMx1	

Table 14.Total Supply Current vs. Data Throughput (CL = 0 pF)

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5 \\ V_{DC} \pm 10\%, \\ T_A = 25 \\ ^{\circ}\text{C}, \\ C_L = 0 \text{ pF, unless otherwise noted.}$

Data Sheet

Part	Symbol		150 Kbps			1 Mbps			10 Mbps		Unit	Supply
Part	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	voltage
	I _{DD1}		0.14	0.21		0.15	0.22		0.24	0.36	mA	5V _{DC}
π120M3x	I _{DD2}		0.95	1.43		1.02	1.52		1.76	2.63	IIIA	J V DC
MIZUIVI3X	I _{DD1}		0.11	0.17		0.12	0.17		0.18	0.27	mA	3.3V _{DC}
	I _{DD2}		0.93	1.40		0.97	1.46		1.43	2.14	IIIA	3.3VDC
	I _{DD1}		0.54	0.81		0.58	0.86		0.97	1.46	mA	5V _{DC}
π121M3x	I _{DD2}		0.54	0.81		0.58	0.86		0.97	1.46	IIIA	3 V DC
NIZIIVISX	I _{DD1}		0.52	0.78		0.54	0.81		0.77	1.16	mA	3.3V _{DC}
	I _{DD2}		0.52	0.78		0.54	0.81		0.77	1.16	IIIA	3.3VDC
	I _{DD1}		0.54	0.81		0.58	0.86		0.97	1.60	mA	5V _{DC}
π122M3x	I _{DD2}		0.54	0.81		0.58	0.86		0.97	1.60	1117	2 V DC
MIZZIVI3X	I _{DD1}		0.52	0.78		0.54	0.81		0.77	1.20	mA	3.3V _{DC}
	I _{DD2}		0.52	0.78		0.54	0.81		0.77	1.20	IIIA	3.3V _{DC}
	I _{DD1}		0.21	0.32		0.22	0.32		0.53	0.80	mA	5V _{DC}
π120M6x	I _{DD2}		1.09	1.64		1.16	1.74		1.95	2.91	IIIA	2 A DC
MIZUIVIOX	I _{DD1}		0.16	0.24		0.17	0.24		0.34	0.51	mA	3.3V _{DC}
	I _{DD2}		1.05	1.59		1.10	1.66		1.59	2.38	IIIA	3.3V _{DC}
	I _{DD1}		0.60	0.90		0.70	1.04		1.27	1.91	mA	5V _{DC}
π121M6x	I _{DD2}		0.60	0.90		0.70	1.04		1.27	1.91	IIIA	3 V DC
MIZINIOX	I _{DD1}		0.58	0.87		0.63	0.95	51	0.99	1.49	mA	3.3V _{DC}
	I _{DD2}		0.58	0.87		0.63	0.95		0.99	1.49	IIIA	3.3 V DC
	I _{DD1}		0.60	0.90		0.70	1.04		1.27	1.91	mA	5V _{DC}
π122M6x	I _{DD2}		0.60	0.90		0.70	1.04		1.27	1.91	IIIA	J V DC
NIZZIVIOX	I _{DD1}		0.58	0.87		0.63	0.95		0.99	1.49	mA	3.3V _{DC}
	I _{DD2}		0.58	0.87		0.63	0.95		0.99	1.49	11174	3.3VDC

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 15.Insulation Specifications

Parameter	Symbol	Va	lue	Unit	Test Conditions/Comments
Parameter	Symbol	π12xM3x	π12xM6x	Unit	rest conditions/comments
Rated Dielectric Insulation Voltage		3000	5000	V rms	1-minute duration
Minimum External Air Gap	L (CLR)	≥4	≥8	mm	Measured from input terminals to output terminals,
(Clearance)	L (CLK)	24	≥0	111111	shortest distance through air
Minimum External Tracking	L (CRP)	≥4	≥8	mm	Measured from input terminals to output terminals,
(Creepage)	L (CRP)	24	≥0	111111	shortest distance path along body
Minimum Internal Gap (Internal		≥11	≥21	um	Insulation distance through insulation
Clearance)		211	221	μm	insulation distance through insulation
Tracking Resistance (Comparative	СТІ	>400	>400	V	DIN EN 60112 (VDE 0303-11):2010-05
Tracking Index)	CII	Z400	Z400	V	DIN LIN 00112 (VDL 0303-11).2010-03
Material Group		II	II		IEC 60112:2003 + A1:2009

PACKAGE CHARACTERISTICS

Table 16.Package Characteristics

Data Sheet

Parameter	Symbol	Typica	Typical Value		Test Conditions/Comments	
Parameter	Syllibol	π12xM3x	π12xM6x	Unit	rest conditions/comments	
Resistance (Input to Output) ¹	Rıo	10 11	10 11	Ω		
Capacitance (Input to Output) ¹	Cıo	1.5	1.5	pF	@1MHz	
Input Capacitance ²	C_{l}	3	3	pF	@1MHz	
IC Junction to Ambient Thermal	θја	100	45	°C/W	Thermocouple located at center of	
Resistance	O JA	100	45	C/ VV	package underside	

Notes:

REGULATORY INFORMATION

See Table 17 for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 17.Regulatory

Regulatory	π12xM3x	π12xM6x
	Recognized under UL 1577	Recognized under UL 1577
UL	Component Recognition Program ¹	Component Recognition Program ¹
OL	Single Protection, 3000 V rms Isolation Voltage	Single Protection, 5000V rms Isolation Voltage
	File (E494497)	File (E494497)
	DIN VDE V 0884-11:2017-01 ²	DIN VDE V 0884-11:2017-01 ²
VDE	Basic insulation, V _{IORM} = 565V peak, V _{IOSM} = 3615 V peak	Basic insulation, V _{IORM} = 1200 V peak, V _{IOSM} = 5000 V peak
	File (40053041)	File (40052896)
	Certified under CQC11-471543-2012 and GB4943.1-2011	Certified under CQC11-471543-2012 and GB4943.1-2011
cqc	Basic insulation at 500 V rms (707 V peak) working voltage	Basic insulation at 845 V rms (1200 V peak) working voltage
cqc	Reinforced insulation at 250 V rms (353 V peak)	Reinforced insulation at 422 V rms (600 V peak)
	NB SOIC-8 File (CQC20001260211)	WB SOIC-16 File (CQC20001260258)

Notes

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

Table 18.VDE Insulation Characteristics

Description	Toot Conditions/Comments	Cumahal	Characteristic		Unit
Description	Test Conditions/Comments	Symbol	π12xM3x	π12xM6x	Unit
Installation Classification per DIN VDE					
0110					
For Rated Mains Voltage ≤ 150 V rms			I to IV	I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 400 V rms			I to III	I to III	
Climatic Classification			40/105/21	40/105/21	
Pollution Degree per DIN VDE 0110, Table			2	2	
1			2	2	
Maximum repetitive peak isolation		Viorm	565	1200	V poak
voltage		VIORM	303	1200	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd (m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V _{pd} (m)	848	1800	V peak

¹The device is considered a 2-terminal device; Short-circuit all terminals on the VDD1 side as one terminal, and short-circuit all terminals on the VDD2 side as the other terminal.

²Testing from the input signal pin to ground.

¹ In accordance with UL 1577, each π 120M3x/ π 121M3x/ π 122M3x is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each π 120M6x/ π 121M6x/ π 122M6x is proof tested by applying an insulation test voltage ≥6000 V rms for 1 sec

² In accordance with DIN V VDE V 0884-11, each π 120M3x/ π 121M3x/ π 122M3x is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial discharge detection limit = 5 pC); each π 120M6x/ π 121M6x/ π 122M6x is proof tested by ≥ 1800V peak for 1 sec.

Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.3 = V_{pd (m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V _{pd} (m)	735	1560	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}, t_{ini} = 60 \text{ sec}, t_m = 10 \text{ sec},$ partial discharge < 5 pC	V _{pd} (m)	678	1440	V peak
Highest Allowable Overvoltage		Vіотм	4200	7071	V peak
Surge Isolation Voltage Basic	Basic insulation, 1.2/50 μs combination wave, VTEST = 1.3 × VIOSM (qualification) ¹	Viosm	3615	5000	V peak
Safety Limiting Values	Maximum value allowed in the event of a fail	ure (see Fig	gure 9)		
Maximum safety Temperature		Ts	150	150	°C
Maximum Power Dissipation at 25°C		Ps	1.25	2.78	W
Insulation Resistance at T _S	V _{IO} = 500 V	R_S	>109	>109	Ω

Notes:

Typical Thermal Characteristic




Figure 9.Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per VDE (left: #12xM3x; right: #12xM6x)




Figure 10. UVLO vs. Free-Air Temperature




Figure 11. π 12xM3x Propagation Delay Time vs. Free-Air Temperature

¹In accordance with DIN V VDE V 0884-11, π 1xxx3x is proof tested by applying a surge isolation voltage 4700 V, π 1xxx6x is proof tested by applying a surge isolation voltage 6500 V.




Figure 12. π 12xM6x Propagation Delay Time vs. Free-Air Temperature

Timing test information




Figure 13.Transition time waveform measurement

Figure 14. Propagation delay time waveform measurement

APPLICATIONS INFORMATION

OVERVIEW

The π 1xxxxx are 2PaiSemi digital isolators product family based on 2PaiSemi unique *iDivider*® technology. Intelligent voltage **Divider** technology (iDivider® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, *iDivider*® is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced antiinterference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative *iDivider*® design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The π 1xxxxx isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The π 120Mxx/ π 121Mxx/ π 122Mxx are the outstanding dual-channel digital isolators with the enhanced ESD capability. the devices transmit data across an isolation barrier by layers of silicon dioxide

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The π 120Mxx/ π 121Mxx/ π 122Mxx have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the fail-safe output state of low or high.

PCB LAYOUT




Figure 15. Recommended Printed Circuit Board Layout

The low-ESR ceramic bypass capacitors must be connected between V_{DD1} and GND_1 and between V_{DD2} and GND_2 . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1 μF and 10 μF .

The user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy, or in order to enhance the anti ESD ability of the system.

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.

JITTER MEASUREMENT

The eye diagram shown in the figure below provides the jitter measurement result for the $\pi 120 Mxx/\pi 121 Mxx/\pi 122 Mxx$. The Keysight 81160A pulse function arbitrary generator works as the data source for the $\pi 120 Mxx/\pi 121 Mxx/\pi 122 Mxx$, which generates 10Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the π 120Mxx/ π 121Mxx/ π 122Mxx output waveform and recoveries the eye diagram with the SDA jitter tools and eye diagram analysis tools. The result shows a typical measurement jitter data.

0.0 s Figure $16.\pi120$ Mxx/ $\pi121$ Mxx/ $\pi122$ Mxx Eye Diagram

20.0 ns

-20.0 ns

CMTI MEASUREMENT




Figure 17.Common-mode transient immunity (CMTI) measurement To measure the Common-Mode Transient Immunity (CMTI) of $\pi 1xxxxx$ isolator under specified common-mode pulse magnitude (VCM) and specified slew rate of the common-mode pulse (dVCM/dt) and other specified test or ambient conditions, The common-mode pulse generator (G1) will be capable of providing fast rise and fall pulses of specified magnitude and duration of the common-mode pulse (VCM), such that the maximum common-mode slew rates (dVCM/dt) can be applied to $\pi 1xxxxx$ isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of π 1xxxxx isolator, and shall be capable of providing positive transients as well as negative transients.

OUTLINE DIMENSIONS





Figure 18. 8-Lead Narrow Body SOIC [NB SOIC-8] Outline Package —dimension unit(mm)



NOTES:

ALL DIMENSIONS MEET JEDEC STANDARD MS-013 AA DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

Figure 19.16-Lead Wide Body SOIC [WB SOIC-16] Outline Package-dimension unit (mm)

Land Patterns

8-Lead Narrow Body SOIC [NB SOIC-8]

The figure below illustrates the recommended land pattern details for the $\pi 1xxxxx$ in an 8-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 20.8-Lead Narrow Body SOIC [NB SOIC-8] Land Pattern

Table 19.8-Lead Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	Parameter	Unit	
C1	Pad column spacing	5.40	mm	
E	Pad row pitch	1.27	mm	
X1	Pad width	0.60	mm	
Y1	Pad length	1.55	mm	

Note:

- 1. This land pattern design is based on IPC -7351.
- 2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

16-Lead Wide Body SOIC [WB SOIC-16]

The figure below illustrates the recommended land pattern details for the $\pi1xxxxx$ in a 16-pin wide-body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 21.16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern

Table 20. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	9.40	mm
E	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.90	mm

Note:

- 1. This land pattern design is based on IPC -7351
- 2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.


Top Marking



Line 1	πxxxxxx=Product name
Line 2	YY = Work Year
	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXXX, no special meaning

Figure 22.Top Marking


REEL INFORMATION




Note: The Pin 1of the chip is in the quadrant Q1 $\,$


Figure 23. 8-Lead Narrow Body SOIC [NB SOIC-8] Reel Information—dimension unit(mm)

16-Lead Wide Body SOIC [WB SOIC-16]





		Items	Size(mm)
Items	Size(mm)	W	16.00±0.30
Е	1.75±0.10	Р	12.00±0.10
F	7.50±0.05	A0	10.90±0.10
P2	2.00±0.05	BO	10.80±0.10
D	1.55±0.05	KO	3.00±0.10
D1	1.5±0.10	t	0.30±0.05
PO	4.00±0.10	K1	2.70±0.10
10P0	40.00±0.20	θ	5° TYP



Note: The Pin 1of the chip is in the quadrant Q1

Figure 24. 16-Lead Wide Body SOIC [WB SOIC-16] Reel Information

ORDERING GUIDE

Table 21. ORDERING GUIDE

Model Name ¹	Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Isolation Rating (kV rms)	Fail-Safe Output State	Package	MSL Peak Temp ²	MOQ/ Quantity per reel ³
π120M31	-40~125°C	2	0	3	High	NB SOIC-8	Level-2-260C-1 YEAR	4000
π120M30	-40~125°C	2	0	3	Low	NB SOIC-8	Level-2-260C-1 YEAR	4000
π121M31	-40~125°C	1	1	3	High	NB SOIC-8	Level-2-260C-1 YEAR	4000
π121M30	-40~125°C	1	1	3	Low	NB SOIC-8	Level-2-260C-1 YEAR	4000
π122M31	-40~125°C	1	1	3	High	NB SOIC-8	Level-2-260C-1 YEAR	4000
π122M30	-40~125°C	1	1	3	Low	NB SOIC-8	Level-2-260C-1 YEAR	4000
π120M61	-40~125°C	2	0	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
π120M60	-40~125°C	2	0	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π121M61	-40~125°C	1	1	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
π121M60	-40~125°C	1	1	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π122M61	-40~125°C	1	1	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
π 122M60	-40~125°C	1	1	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500


Note:

 $^{^{\}text{1.}}$ Pai1xxxxx is equals to π1xxxxx in the customer BOM

² MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

^{3.} MOQ, minimum ordering quantity.

PART NUMBER NAMED RULE



Notes:

Pai1xxxxx is equals to π 1xxxxx in the customer BOM

Figure 25. Part Number Named Rule

IMPORTANT NOTICE AND DISCLAIMER

2PaiSemi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2PaiSemi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2PaiSemi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2PaiSemi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681 2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

REVISION HISTORY

Revision	Date	Page	Change Record		
1.0	2018/09/17	All	Initial version		
1.1	2018/11/28	P11	Changed the recommended bypass capacitor value.		
1.2	2019/09/08	Page1	Changed the contact address. Add <i>iDivider</i> technology description in General Description. Changed propagation delay time, CMTI and HBM ESD. Added WB SOIC-16 Lead information.		
1.3	2019/12/20	Page1,11,14	Changed description of π 1xxx6x.		
1.4	2020/02/16	Page1	Changed propagation delay time.		
1.5	2020/02/25	Page5	Changed Pulse Width Distortion.		
1.6	2020/03/16	Page6	Changed VDDx Undervoltage Threshold and Regulatory Information. Added information of Land Patterns and Top Marking		
1.7	2020/04/16	Page12	Optimize description and format to make it consistent with the Chinese version.		
1.8	2021/05/17	Page 1,5~10	Changed Regulatory Information. Added propagation delay time and supply current of $\pi1xxM6x$.		
1.9	2021/12/06	Page15,16	Changed Top Marking Information. Changed MSL Peak Temp.		

