

Enhanced ESD, 3.0 kV rms/5.0 kV rms 10Mbps Dual-Channel Digital Isolators

Data Sheet

 π 130M/ π 131M

FEATURES

Ultra-low power consumption (1Mbps): 0.58mA/Channel

High data rate: 10Mbps

High common-mode transient immunity:

π13xx3x: 75 kV/μs typical π13xx6x: 120 kV/μs typical

High robustness to radiated and conducted noise

Low propagation delay: 9 ns typical

Isolation voltages:

π13xx3x: AC 3000Vrms π13xx6x: AC 5000Vrms

High ESD rating:

ESDA/JEDEC JS-001-2017

Human body model (HBM) ±8kV Safety and regulatory approvals: UL certificate number: E494497

3000Vrms/5000Vrms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A
VDE certificate number: 40053041/40052896

DIN VDE V 0884-11:2017-01 V_{IORM} =565V peak/1200V peak CQC certification per GB4943.1-2011 3 V to 5.5 V level translation

Wide temperature range: -40°C to 125°C RoHS-compliant, NB SOIC-16, WB SOIC-16

and SSOP16 package

APPLICATIONS

General-purpose multichannel isolation Industrial field bus isolation Isolation Industrial automation systems Isolated switch mode supplies Isolated ADC, DAC Motor control

GENERAL DESCRIPTION

The $\pi 1 \times \times \times \times \times$ is a 2PaiSemi digital isolators product family that includes over hundreds of digital isolator products. By using maturated standard semiconductor CMOS technology and 2PaiSemi $iDivider^{\circ}$ technology, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators.

Intelligent voltage divider technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit

voltage signal directly cross the isolator capacitor without signal modulation and demodulation.

The $\pi 1xxxxx$ isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. The fail-safe state is available in which the outputs transition to a preset state when the input power supply is not applied.

FUNCTIONAL BLOCK DIAGRAMS




Figure $1.\pi 130xxx/\pi 131xxx$ functional Block Diagram




Figure $2.\pi 130x3x$ Typical Application Circuit

http://www.rpsemi.com/

PIN CONFIGURATIONS AND FUNCTIONS

Table $1.\pi 130 \text{Mxx}$ Pin Function Descriptions

Pin No.	Name	Description					
1	V _{DD1}	Supply Voltage for Isolator Side 1.					
2	GND ₁	Ground 1. This pin is the ground reference for Isolator Side 1.					
3	VIA	Logic Input A.					
4	VIB	Logic Input B.					
5	Vıc	Logic Input C.					
6	NC	No connect.					
7	NC	No connect.					
8	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.					
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.					
		No connect for π130M3X.					
10	NC/EN2	Output enable for $\pi 130M6X$. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.					
11	NC	No connect.					
12	Voc	Logic Output C.					
13	Vов	Logic Output B.					
14	Voa	Logic Output A.					
15	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.					
16	V _{DD2}	Supply Voltage for Isolator Side 2.					




Figure 3. π 130Mxx Pin Configuration

Table 2.π131Mxx Pin Function Descriptions

Pin No.	Name	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	NC	No connect.
7	NC/EN1	No connect for $\pi 131M3X$. Output enable for $\pi 131M6X$. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
8	GND₁	Ground 1. This pin is the ground reference for Isolator Side 1.
9	GND ₂	Ground 2. This pin is the ground reference for Isolator Side 2.
10	NC/EN2	No connect for $\pi 131M3X$. Output enable for $\pi 131M6X$. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
11	NC	No connect.
12	Vıc	Logic Input C.
13	Vов	Logic Output B.
14	Voa	Logic Output A.
15	GND₂	Ground 2. This pin is the ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2.




Figure $4.\pi 131 Mxx$ Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Table 3.Absolute Maximum Ratings⁴ TA = 25°C, unless otherwise noted.

Parameter	Rating
Supply Voltages (V _{DD1} -GND ₁ , V _{DD2} -GND ₂)	−0.5 V ~ +7.0 V
Input Voltages (V _{IA} , V _{IB}) ¹	-0.5 V ∼ V _{DDx} + 0.5 V
Output Voltages (V _{OA} , V _{OB}) ¹	-0.5 V ∼ V _{DDx} + 0.5 V
Average Output Current per Pin ² Side 1 Output Current (I _{O1})	−10 mA ~ +10 mA
Average Output Current per Pin ² Side 2 Output Current (I _{O2})	−10 mA ~ +10 mA
Common-Mode Transients Immunity ³	−200 kV/μs ~ +200 kV/μs
Storage Temperature (T _{ST}) Range	−65°C ~ +150°C
Ambient Operating Temperature (T _A) Range	-40°C ~ +125°C

Notes:

RECOMMENDED OPERATING CONDITIONS

Table 4.Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DDx} ¹	3		5.5	V
High Level Input Signal Voltage	V _{IH}	0.7*V _{DDx} 1		V_{DDx}^{1}	V
Low Level Input Signal Voltage	V _{IL}			0.3*V _{DDx} ¹	V
High Level Output Current	Іон	-6			mA
Low Level Output Current	lou			6	mA
Data Rate		0		10	Mbps
Junction Temperature	Tı	-40		150	°C
Ambient Operating Temperature	T _A	-40		125	°C

Notes:

Truth Tables

Table $5.\pi 130 M3x/\pi 131 M3x$ Truth Table

V _{lx} Input ¹	V _{DDI} State ¹	V _{DDO} State ¹	Default Low	Default High	Test Conditions /Comments	
Vix IIIput-	V _{DDI} State-	V _{DDO} State-	Vox Output ¹	Vox Output ¹	rest conditions / comments	
Low	Powered ²	Powered ²	Low	Low	Normal operation	
High	Powered ²	Powered ²	High	High	Normal operation	
Open	Powered ²	Powered ²	Low	High	Default output	
Don't Care ⁴	Unpowered ³	Powered ²	Low	High	Default output⁵	
Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance		

Notes:

 $^{{}^{1}}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

² See Figure 5 for the maximum rated current values for various temperatures.

³ See Figure 17 for Common-mode transient immunity (CMTI) measurement.

⁴Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

 $^{^{1}\,}V_{DDx}$ is the side voltage power supply $V_{DD},$ where x = 1 or 2.

¹ V_{Ix}/V_{Ox} are the input/output signals of a given channel (A/B/C). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

 $^{^2}$ Powered means $V_{DDx} \ge 2.95 \text{ V}$

 $^{^{3}}$ Unpowered means V_{DDx} < 2.30V

⁴ Input signal (V_{IX}) must be in a low state to avoid powering the given V_{DDI}^1 through its ESD protection circuitry.

⁵ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 3us.

Table $6.\pi130M6x/\pi131M6x$ Truth Table

V. Immut1	V _{Ix} Input ¹ EN1/2 State		V State1	Default Low	Default High	Test Conditions /Comments
Vix Input-	EN1/2 State	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output1	Vox Output1	rest conditions / comments
Low	High or NC	Powered ²	Powered ²	Low	Low	Normal operation
High	High or NC	Powered ²	Powered ²	High	High	Normal operation
Don't Care ⁴	L	Powered ²	Powered ²	High Impedance	High Impedance	Disabled
Open	High or NC	Powered ²	Powered ²	Low	High	Default output ⁵
Don't Care ⁴	High or NC	Unpowered ³	Powered ²	Low	High	Default output ⁵
Don't Care ⁴	L	Unpowered ³	Powered ²	High Impedance	High Impedance	
Don't Care4	Don't Care ⁴	Powered ²	Unpowered ³	High Impedance	High Impedance	

Notes:

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 7. π 13xM3x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 \\ V_{DC} \pm 10\% \text{ or } 5\\ V_{DC} \pm 10\%, T_A = 25 ^{\circ}\text{C, unless otherwise noted.}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within pulse width distortion (PWD) limit
Propagation Polou Time 1		5.5	8	12.5	ns	@ 5V _{DC} supply
Propagation Delay Time ¹	t рнь, t рьн	6.5	9	13.5	ns	@ 3.3V _{DC} supply
	Ч		0.3	3.0	ns	The max different time between tphL and tpLH@
Pulse Width Distortion	PWD		0.5	3.0	5 12	5V _{DC} supply. And The value is t _{рНL} - t _{рLH}
Tuise Width Distortion	I WD		0.4	3.0	ns	The max different time between tphL and tplH@
			0.4	3.0	113	3.3V _{DC} supply. And The value is t _{pHL} - t _{pLH}
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	t psk					temperature, load and voltage @ 5V _{DC} supply
Skew	LPSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V _{DC} supply
						The max amount propagation delay time
			0	1.8	ns	differs between any two output channels in
Channel to Channel Propagation	tcsĸ					the single device @ $5V_{DC}$ supply.
Delay Skew	LCSK					The max amount propagation delay time
			0	2	ns	differs between any two output channels in
						the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 9.
Dynamic Input Supply Current per			0		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	DDI (D)		9		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Output Supply Current			20		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	Iddo (d)		38		/Mbps	CL = 0 pF @ 5V _{DC} Supply
Dynamic Input Supply Current per			-		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	DDI (D)	5			/Mbps	$CL = 0 pF @ 3.3V_{DC} Supply$
Dynamic Output Supply Current	In a series		22		μΑ	Inputs switching, 50% duty cycle square wave,
per Channel	Iddo (d)		23		/Mbps	CL = 0 pF @ 3.3V _{DC} Supply

 $^{^1}V_{lx}/V_{Ox}$ are the input/output signals of a given channel (A/B/C). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel.

 $^{^2}$ Powered means $V_{DDx} \ge 2.95 \text{ V}$

³Unpowered means V_{DDx} < 2.30V

 $^{^4}$ Input signal (V_{Ix}) must be in a low state to avoid powering the given V_{DDI}^1 through its ESD protection circuitry.

 $^{^{5}}$ If the V_{DDI} goes into unpowered status, the channel outputs the default logic signal after around 1us. If the V_{DDI} goes into powered status, the channel outputs the input status logic signal after around 3us.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments	
Common-Mode Transient	CMTI		75	г	kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000 \text{ V}$	
Immunity ³	CIVITI		75		κν/μς	VIN - VDDx-01 0V, VCM - 1000 V	
Jitter			120		ps p-p	See the Jitter Measurement section	
litter			20		ps rms	See the litter Measurement Section	
ESD (HBM - Human body model)	ESD		±8		kV		

Notes:

Table 8. π 13xM6x Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\% \ or \ 5 V_{DC} \pm 10\%, \ T_A = 25 ^{\circ}C, \ unless \ otherwise \ noted.$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Minimum Pulse Width	PW			100	ns	Within pulse width distortion (PWD) limit
Maximum Data Rate		10			Mbps	Within pulse width distortion (PWD) limit
Propagation Dolay Time1			12	16	ns	@ 5V _{DC} supply
Propagation Delay Time ¹	t рнL , t рLН		14	18.5	ns	@ 3.3V _{DC} supply
			0.2	2.0		The max different time between tphL and tpLH@
Pulse Width Distortion	PWD		0.3	3.0	ns	5V _{DC} supply. And The value is t _{pHL} - t _{pLH}
Pulse Width Distortion	PWD		0.4	3.0	nc	The max different time between tphL and tpLH@
			0.4	3.0	ns	3.3V _{DC} supply. And The value is t _{pHL} - t _{pLH}
						The max different propagation delay time
				2	ns	between any two devices at the same
Part to Part Propagation Delay	+ anu					temperature, load and voltage @ 5V _{DC} supply
Skew	t PSK					The max different propagation delay time
				2	ns	between any two devices at the same
						temperature, load and voltage @ 3.3V _{DC} supply
						The max amount propagation delay time
			0	1.8	ns	differs between any two output channels in
Channel to Channel Propagation	t csk					the single device @ 5V _{DC} supply.
Delay Skew	COSK					The max amount propagation delay time
			0	2	ns	differs between any two output channels in
						the single device @ 3.3V _{DC} supply
Output Signal Rise/Fall Time ⁴	t _r /t _f		1.5		ns	See Figure 9.
Disable propagation delay, high-	t _{PHZ}		20	41	ns	@ 5V _{DC} supply
to-high impedance output ⁵	CPHZ		24	50	ns	@ 3.3V _{DC} supply
Disable propagation delay, low-	tour		20	41	ns	@ 5V _{DC} supply
to-high impedance output	t _{PLZ}		24	50	ns	@ 3.3V _{DC} supply
			12	25	ns	@ $5V_{DC}$ supply, for $\pi 13xM61$
Enable propagation delay, high	+		16	33	ns	@ $3.3V_{DC}$ supply, for $\pi 13xM61$
impedance-to-high output	t _{PZH}		1.7	5.7	us	@ 5V _{DC} supply, for π13xM60
			1.1	4.4	us	@ $3.3V_{DC}$ supply, for $\pi 13xM60$
			1.7	5.7	us	@ 5V _{DC} supply, for π13xM61
Enable propagation delay, high impedance-to-low output			1.1	4.4	us	@ $3.3V_{DC}$ supply, for $\pi 13xM61$
	t _{PZL}		12	25	ns	@ 5V _{DC} supply, for π 13xM60
			16	33	ns	@ 3.3V _{DC} supply, for π13xM60
Dynamic Input Supply Current per	los: (a)		10		μΑ	Inputs switching, 50% duty cycle square wave,
Channel	DDI (D)		10		/Mbps	CL = 0 pF @ 5V _{DC} Supply

 $^{^{1}}$ t_{pLH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 10.

 $^{^2\,}V_{DDx}$ is the side voltage power supply $V_{DD},$ where x = 1 or 2.

³ See Figure 17 for Common-mode transient immunity (CMTI) measurement.

 $^{^4}$ tr means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, tr means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments		
Dynamic Output Supply Current	lana (n)		45		μΑ	Inputs switching, 50% duty cycle square wave,		
per Channel	IDDO (D)		43		/Mbps	CL = 0 pF @ 5V _{DC} Supply		
Dynamic Input Supply Current per	lee. (e)		0		μΑ	Inputs switching, 50% duty cycle square wave,		
Channel	IDDI (D)		9		/Mbps	$CL = 0 pF @ 3.3V_{DC} Supply$		
Dynamic Output Supply Current	Iddo (d)		28		μΑ	Inputs switching, 50% duty cycle square wave,		
per Channel	1000 (0)		20		/Mbps	$CL = 0 pF @ 3.3V_{DC} Supply$		
Common-Mode Transient	CMTI		120		kV/μs	$V_{IN} = V_{DDx}^2$ or 0V, $V_{CM} = 1000$ V		
Immunity ³	CIVITI		120		κν/μ3	VIN - VDDx 01 0V, VEM - 1000 V		
Jitter			180		ps p-p	See the Jitter Measurement section		
Jittei			30		ps rms	Jee the sitter ineasurement section		
ESD (HBM - Human body model)	ESD		±8		kV			

Notes:

Table 9.DC Specifications

 V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} ±10% or 5 V_{DC} ±10%, T_A =25°C, unless otherwise noted.

	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Rising Input Signal Voltage Threshold	V _{IT+}		0.6*V _{DDx} ¹	0.7*V _{DDx} ¹	V	
Falling Input Signal Voltage Threshold	V _{IT} -	0.3* V _{DDX} ¹	0.4* V _{DDX} ¹		V	
High Level Output Voltage	Von 1	V _{DDx} - 0.1	V_{DDx}		V	–20 μA output current
High Level Output Voltage	VOH 1	V _{DDx} - 0.2	V _{DDx} - 0.1	Son	V	-2 mA output current
Low Level Output Voltage	Vol		0	0.1	V	20 μA output current
Low Level Output Voltage	VOL		0.1	0.2	V	2 mA output current
Input Current per Signal Channel	I _{IN}	-10	0.5	10	μΑ	0 V ≤ Signal voltage ≤ V _{DDX} ¹
V _{DDx} ¹ Undervoltage Rising Threshold	V _{DDxUV+}	2.45	2.75	2.95	V	
V _{DDx} ¹ Undervoltage Falling Threshold	V _{DDxUV} -	2.30	2.60	2.75	V	
V _{DDx} ¹ Hysteresis	VDDxUVH		0.15		V	

Notes

Table 10.Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25$ °C, $C_L = 0$ pF, unless otherwise noted.

Part	Cumhal	Min	Тур	Max	Unit	Test	Conditions
Part Symbol	Symbol	IVIII			Unit	Supply voltage	Input signal
	I _{DD1} (Q)	0.13	0.16	0.20	mA		VI=0V for π13xMx0
	I _{DD2} (Q)	1.25	1.56	2.03	mA	E)/	VI=5V for π13xMx1
	I _{DD1} (Q)	0.31	0.39	0.50	mA	- 5V _{DC}	VI=5V for π13xMx0
IDD2 (Q)	IDD2 (Q)	1.18	1.48	1.92	mA		VI=0V for π13xMx1
π130M3x	I _{DD1} (Q)	0.12	0.15	0.20	mA		VI=0V for π13xMx0
	IDD2 (Q)	1.24	1.54	2.01	mA	2.21/	VI=3.3V for π13xMx1
	I _{DD1} (Q)	0.23	0.29	0.37	mA	3.3V _{DC}	VI=3.3V for π13xMx0
loo	IDD2 (Q)	1.13	1.42	1.84	mA		VI=0V for π13xMx1
π131M3x	IDD1 (Q)	0.48	0.60	0.78	mA		VI=0V for π13xMx0
	IDD2 (Q)	0.89	1.11	1.44	mA	5V _{DC}	VI=5V for π13xMx1
	I _{DD1} (Q)	0.59	0.74	0.96	mA	7	VI=5V for π13xMx0

¹t_{pLH} = low-to-high propagation delay time, t_{pHL} = high-to-low propagation delay time. See Figure 10.

 $^{^2}V_{DDx}$ is the side voltage power supply V_{DD} , where x = 1 or 2.

³ See Figure 17 for Common-mode transient immunity (CMTI) measurement.

⁴t_r means is the time from 10% amplitude to 90% amplitude of the rising edge of the signal, t_f means is the time from 90% amplitude to 10% amplitude of the falling edge of the signal.

 $^{^5}$ See Figure 11, Figure 12 for $t_{\text{PLZ}},\,t_{\text{PZL}}$ measurement, see Figure 13, Figure 14 for $t_{\text{PHZ}},\,t_{\text{PZH}}$ measurement.

 $^{^{1}\,}V_{DDx}$ is the side voltage power supply $V_{DD},$ where x = 1 or 2.

Part	Symbol	Min	Tun	Max	Unit	Test	Test Conditions		
		IVIII	Тур	IVIAX		Supply voltage	Input signal		
	DD2 (Q)	0.88	1.10	1.43	mA		VI=0V for π13xMx1		
	DD1 (Q)	0.47	0.59	0.77	mA		VI=0V for π13xMx0		
	DD2 (Q)	0.88	1.10	1.43	mA	3.3V _{DC}	VI=3.3V for π 13xMx1		
	DD1 (Q)	0.52	0.65	0.85	mA	3.3 V DC	VI=3.3V for π13xMx0		
	DD2 (Q)	0.83	1.04	1.35	mA		VI=0V for π13xMx1		
	DD1 (Q)	0.10	0.12	0.20	mA		VI=0V for π13xMx0		
	DD2 (Q)	1.25	1.65	2.23	mA	5V _{DC}	VI=5V for π13xMx1		
π130M6x	DD1 (Q)	0.31	0.44	0.61	mA	3v _{DC}	VI=5V for π13xMx0		
	DD2 (Q)	1.18	1.52	2.06	mA		VI=0V for π 13xMx1		
#130IVIOX	DD1 (Q)	0.09	0.11	0.20	mA		VI=0V for π13xMx0		
	DD2 (Q)	1.24	1.60	2.17	mA	3.3V _{DC}	VI=3.3V for π 13xMx1		
	DD1 (Q)	0.23	0.28	0.38	mA	3.5 V DC	VI=3.3V for π13xMx0		
	DD2 (Q)	1.13	1.47	1.98	mA		VI=0V for π13xMx1		
	DD1 (Q)	0.48	0.61	0.80	mA		VI=0V for π13xMx0		
	DD2 (Q)	0.89	1.09	1.42	mA	5V _{DC}	VI=5V for π13xMx1		
	DD1 (Q)	0.59	0.80	1.04	mA	J V DC	VI=5V for π13xMx0		
π131M6x	DD2 (Q)	0.88	1.06	1.38	mA		VI=0V for π13xMx1		
WISTINIOX	I _{DD1} (Q)	0.47	0.59	0.77	mA		VI=0V for π13xMx0		
	IDD2 (Q)	0.88	1.08	1.41	mA	3.3V _{DC}	VI=3.3V for π 13xMx1		
	I _{DD1} (Q)	0.52	0.68	0.89	mA	J.JV DC	VI=3.3V for π13xMx0		
	DD2 (Q)	0.83	1.00	1.30	mA		VI=0V for π13xMx1		

Table 11.Total Supply Current vs. Data Throughput (CL = 0 pF)

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25^{\circ}$ C, $C_L = 0$ pF, unless otherwise noted.

Part	Cumhal		150 Kbps			1 Mbps			10 Mbps		Unit	Supply
	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Oilit	voltage
	I _{DD1}		0.26	0.39		0.28	0.42		0.44	0.66	mA	F) (
-120N42v	I _{DD2}		1.52	2.28		1.63	2.45		2.82	4.22		5V _{DC}
π130M3x	I _{DD1}		0.21	0.32		0.23	0.35		0.34	0.51	A	2 21/
	I _{DD2}		1.49	2.23		1.55	2.33		2.29	3.43	mA	3.3V _{DC}
π131M3x	I _{DD1}		0.66	0.99		0.71	1.07		1.17	1.76	mA	EV/
	I _{DD2}		1.11	1.67		1.19	1.79		2.03	3.04		5V _{DC}
	I _{DD1}		0.62	0.93		0.65	0.98		0.93	1.40	mA	2 21/
	I _{DD2}		1.08	1.62		1.12	1.68		1.63	2.44		3.3V _{DC}
	I _{DD1}		0.29	0.43		0.31	0.46		0.76	1.15	mA	EV/
-120M6v	I _{DD2}		1.60	2.40		1.71	2.57		2.89	4.32		5V _{DC}
π130M6x	I _{DD1}		0.20	0.30		0.22	0.34		0.47	0.71	m A	2 21/
	I _{DD2}		1.55	2.32		1.62	2.43		2.36	3.53	mA	3.3V _{DC}
	I _{DD1}		0.69	1.04		0.79	1.19		1.53	2.30	m A	EV/
-121N/Cv	I _{DD2}		1.11	1.66		1.22	1.83		2.15	3.22	mA	5V _{DC}
π131M6x	I _{DD1}		0.63	0.95		0.68	1.03		1.15	1.73	m A	2 21/
	I _{DD2}		1.06	1.58		1.12	1.68		1.72	2.57	mA	3.3V _{DC}

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 12.Insulation Specifications

Davameter	Cumhal	Value		Unit	Tost Conditions/Comments
Parameter	Symbol	π13xM3x	π13xM6x	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	5000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (CLR)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (CRP)	≥4	≥8	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		≥11	≥21	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	>400	V	DIN EN 60112 (VDE 0303-11):2010-05
Material Group		11	II		IEC 60112:2003 + A1:2009

PACKAGE CHARACTERISTICS

Table 13. Package Characteristics

Dougraphou	Cumbal	Typical Value		l lait	Took Conditions (Community	
Parameter	Symbol	π13xM3x	π13xM6x	Unit	Test Conditions/Comments	
Resistance (Input to Output) ¹	Rıo	10 ¹¹	10 ¹¹	Ω		
Capacitance (Input to Output) ¹	Сю	1.5	1.5	рF	@1MHz	
Input Capacitance ²	C_{l}	3	3	рF	@1MHz	
IC Junction to Ambient Thermal Resistance	θја	100	45	°C/W	Thermocouple located at center of package underside	

Notes:

REGULATORY INFORMATION

See table below for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

2Pai Semi

Table 14.Regulatory

Regulatory	π13xM3x	π13xM6x		
	Recognized under UL 1577	Recognized under UL 1577		
	Component Recognition Program ¹	Component Recognition Program ¹		
UL	Single Protection, 3000 V rms Isolation Voltage	Single Protection, 5000 V rms Isolation Voltage		
	File (E494497)	File (E494497)		
	DIN VDE V 0884-11:2017-01 ²	DIN VDE V 0884-11:2017-01 ²		
VDE	Basic insulation, V _{IORM} = 565V peak, V _{IOSM} = 3615 V peak	Basic insulation, V _{IORM} = 1200 V peak, V _{IOSM} = 5000 V peak		
	File (40053041)	File (40052896)		
	Certified under CQC11-471543-2012 and GB4943.1-2011	Certified under CQC11-471543-2012 and GB4943.1-2011		
	Basic insulation at 500 V rms (707 V peak) working voltage	Basic insulation at 845 V rms (1200 V peak) working voltage		
cqc	Reinforced insulation at 250 V rms (353 V peak)	Reinforced insulation at 422 V rms (600 V peak)		
	NB SOIC-16 File (CQC20001260212)	NID COLO 45 E'I. (00 C22224252252)		
	SSOP16 File (CQC20001260213)	WB SOIC-16 File (CQC20001260258)		

Notes:

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

Table 15.VDE Insulation Characteristics

¹The device is considered a 2-terminal device; Short-circuit all terminals on the VDD1 side as one terminal, and short-circuit all terminals on the VDD2 side as the other terminal

²Testing from the input signal pin to ground.


¹ In accordance with UL 1577, each π 130M3X/ π 131M3X is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec; each π 130M6X/ π 131M6X is proof tested by applying an isulation test voltage ≥ 6000 V rms for 1 sec

² In accordance with DIN V VDE V 0884-11, each π 130M3X/ π 131M3X is proof tested by applying an insulation test voltage ≥ 848 V peak for 1 sec (partial discharge detection limit = 5 pC); each π 130M6X/ π 131M6X is proof tested by ≥ 1800 V peak for 1 sec.

Description	Tost Conditions /Comments	Sumbol	Characteristic		Unit
Description	Test Conditions/Comments	Symbol	π13xM3x	π13xM6x	Jill
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage ≤ 150 V rms			I to IV	I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to III	I to III	
For Rated Mains Voltage ≤ 400 V rms			I to III	I to III	
Climatic Classification			40/105/21	40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	2	
Maximum repetitive peak isolation voltage		VIORM	565	1200	V peak
	$V_{IORM} \times 1.5 = V_{pd (m)}$, 100% production				
Input to Output Test Voltage, Method B1	test, t _{ini} = t _m = 1 sec, partial discharge <	V _{pd} (m)	848	1800	V peak
	5 pC				
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.3 = V_{pd (m)}, t_{ini} = 60 \text{ sec}, t_m = 10$	V ···	735	1560	V peak
After Environmental rests subgroup 1	sec, partial discharge < 5 pC	V _{pd} (m)	/33	1300	у реак
After Input and/or Safety Test Subgroup 2	$V_{IORM} \times 1.2 = V_{pd (m)}$, $t_{ini} = 60$ sec, $t_m = 10$	V _{pd (m)}	678	1440	V peak
and Subgroup 3	sec, partial discharge < 5 pC	V pa (m)	078	1440	у реак
Highest Allowable Overvoltage		Vютм	4200	7071	V peak
	Basic insulation, 1.2/50 μs combination				
Surge Isolation Voltage Basic	wave, VTEST = 1.3 × VIOSM	Viosm	3615	5000	V peak
	(qualification) ¹				
Safety Limiting Values	Maximum value allowed in the event of				
Safety Limiting Values	a failure (see Figure 5)				
Maximum safety Temperature		T _S	150	150	°C
Maximum Power Dissipation at 25°C	P1 20: Ca	P _S	1.67	2.78	W
Insulation Resistance at T _S	V _{IO} = 500 V	Rs	>109	>109	Ω


Notes:

Typical Thermal Characteristic



 $Figure 5. Thermal\ Derating\ Curve,\ Dependence\ of\ Safety\ Limiting\ Values\ with\ Ambient\ Temperature\ per\ VDE\ (left:\ \pi13xM3x;\ right:\ \pi13xM6x)$

¹In accordance with DIN V VDE V 0884-11, π 1xxx3x is proof tested by applying a surge isolation voltage 4700 V, π 1xxx6x is proof tested by applying a surge isolation voltage 6500 V.






Figure 6.UVLO vs. Free-Air Temperature

Figure 7.π13xM3x Propagation Delay Time vs. Free-Air Temperature




Figure $8.\pi13$ xM6x Propagation Delay Time vs. Free-Air Temperature

Timing test information




Figure 9. Transition time waveform measurement

Figure 10. Propagation delay time waveform measurement




Figure 11. t_{PZL}/t_{PLZ} test circuit




Figure 12. t_{PZL}/t_{PLZ} measurement waveform




Figure 13. t_{PZH}/t_{PHZ} test circuit




Figure 14. t_{PZH}/t_{PHZ} measurement waveform

APPLICATIONS INFORMATION

OVERVIEW

The $\pi 1 \times \times \times \times \times$ are 2PaiSemi digital isolators product family based on 2PaiSemi unique *iDivider*® technology. Intelligent voltage **Divider** technology (*iDivider*® technology) is a new generation digital isolator technology invented by 2PaiSemi. It uses the principle of capacitor voltage divider to transmit signal directly cross the isolator capacitor without signal modulation and demodulation. Compare to the traditional Opto-couple technology, icoupler technology, OOK technology, *iDivider*® is a more essential and concise isolation signal transmit technology which leads to greatly simplification on circuit design and therefore significantly improves device performance, such as lower power consumption, faster speed, enhanced anti-interference ability, lower noise.

By using maturated standard semiconductor CMOS technology and the innovative $iDivider^{\circ}$ design, these isolation components provide outstanding performance characteristics and reliability superior to alternatives such as optocoupler devices and other integrated isolators. The $\pi1xxxxx$ isolator data channels are independent and are available in a variety of configurations with a withstand voltage rating of 1.5 kV rms to 5.0 kV rms and the data rate from DC up to 600Mbps (see the Ordering Guide).

The $\pi 130 Mxx/\pi 131 Mxx$ are the outstanding 10Mbps Triple-channel digital isolators with the enhanced ESD capability. the devices transmit data across an isolation barrier by layers of silicon dioxide isolation.

The devices operate with the supply voltage on either side ranging from 3.0 V to 5.5 V, offering voltage translation of 3.3 V, and 5 V logic. The $\pi130\text{Mxx}/\pi131\text{Mxx}$ have very low propagation delay and high speed. The input/output design techniques allow logic and supply voltages over a wide range from 3.0 V to 5.5 V, offering voltage translation of 3.3 V and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference.

See the Ordering Guide for the model numbers that have the fail-safe output state of low or high.

PCB LAYOUT

The low-ESR ceramic bypass capacitors must be connected between V_{DD1} and GND_1 and between V_{DD2} and GND_2 . The bypass capacitors are placed on the PCB as close to the isolator device as possible. The recommended bypass capacitor value is between 0.1 μF and 10 μF . The user may also include resistors (50–300 Ω) in series with the inputs and outputs if the system is excessively noisy, or in order to enhance the anti ESD ability of the system.

Avoid reducing the isolation capability, Keep the space underneath the isolator device free from metal such as planes, pads, traces and vias.

To minimize the impedance of the signal return loop, keep the solid ground plane directly underneath the high-speed signal path, the closer the better. The return path will couple between the nearest ground plane to the signal path. Keep suitable trace width for controlled impedance transmission lines interconnect.

To reduce the rise time degradation, keep the length of input/output signal traces as short as possible, and route low inductance loop for the signal path and It's return path.




Figure 15. Recommended Printed Circuit Board Layout

JITTER MEASUREMENT

The eye diagram shown in the figure below provides the jitter measurement result for the $\pi130\text{Mxx}/\pi131\text{Mxx}$. The Keysight 81160A pulse function arbitrary generator works as the data source for the $\pi130\text{Mxx}/\pi131\text{Mxx}$, which generates 10Mbps pseudo random bit sequence (PRBS). The Keysight DSOS104A digital storage oscilloscope captures the $\pi130\text{Mxx}/\pi131\text{Mxx}$ output waveform and recoveries the eye diagram with the SDA jitter tools and eye diagram analysis tools. The result shows a typical measurement jitter data.




Figure $16.\pi 130$ Mxx/ $\pi 131$ Mxx Eye Diagram

CMTI MEASUREMENT

To measure the Common-Mode Transient Immunity (CMTI) of $\pi 1xxxxx$ isolator under specified common-mode pulse magnitude (VCM) and specified slew rate of the common-mode pulse (dVCM/dt) and other specified test or ambient conditions, The common-mode pulse generator (G1) will be capable of providing fast rise and fall pulses of specified magnitude and duration of the common-mode pulse (VCM),such that the maximum common-mode slew rates (dVCM/dt) can be applied to $\pi 1xxxxx$ isolator coupler under measurement. The common-mode pulse is applied between one side ground GND1 and the other side ground GND2 of $\pi 1xxxxx$ isolator, and shall be capable of providing positive transients as well as negative transients.




Figure 17.Common-mode transient immunity (CMTI) measurement

OUTLINE DIMENSIONS




Figure 18.16-Lead Narrow Body SOIC [NB SOIC-16] Outline Package—dimension unit(mm)

10.40
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20
10.20

Figure 19.16-Lead Wide Body SOIC [WB SOIC-16] Outline Package—dimension unit(mm)




Figure 20.16-Lead SSOP [SSOP16] Outline Package

Land Patterns

16-Lead Narrow Body SOIC [NB SOIC-16]

The figure below illustrates the recommended land pattern details for the $\pi 1xxxxx$ in a 16-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 21.16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern

Table 16.16-Lead Narrow Body SOIC [NB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	5.40	mm
Е	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.55	mm

Note:

- 1. This land pattern design is based on IPC -7351
- $2. All\ feature\ sizes\ shown\ are\ at\ maximum\ material\ condition\ and\ a\ card\ fabrication\ tolerance\ of\ 0.05\ mm\ is\ assumed.$

16-Lead Wide Body SOIC [WB SOIC-16]

The figure below illustrates the recommended land pattern details for the $\pi 1xxxxx$ in a 16-pin wide-body SOIC package. The table lists the values for the dimensions shown in the illustration.




Figure 22. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern

Table 17. 16-Lead Wide Body SOIC [WB SOIC-16] Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	9.40	mm
E	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.90	mm

Note:

- 1. This land pattern design is based on IPC -7351
- 2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

16-Lead SSOP

The figure below illustrates the recommended land pattern details for the $\pi 1xxxxx$ in a 16-Lead SSOP package. The table lists the values for the dimensions shown in the illustration.




Figure 23. 16-Lead SSOP Land Pattern

Table 18. 16-Lead SSOP Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	5.40	mm
E	Pad row pitch	0.635	mm
X1	Pad width	0.40	mm
Y1	Pad length	1.55	mm

Note:

- 1. This land pattern design is based on IPC -7351
- 2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

Top Marking




Line 1	πXXXXXX=Product name
	YY = Work Year
Line 2	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXXX, no special meaning

Figure 24. Top marking

REEL INFORMATION


16-Lead Narrow Body SOIC [NB SOIC-16]




Note: The Pin 1 of the chip is in the quadrant Q1


Figure 25. 16-Lead Narrow Body SOIC [NB SOIC-16] Reel Information—dimension unit(mm)

16-Lead Wide Body SOIC [WB SOIC-16]





Items	Size(mm)	Items	Size(mm)
F	1.75±0.10	W	16.00±0.30
		Р	12.00±0.10
F	7.50±0.05	A0	10.90±0.10
P2	2.00±0.05		
D	1.55±0.05	B0	10.80±0.10
D	1.55±0.05	K0	3.00±0.10
D1	1.5±0.10	t	0.30±0.05
PO	4.00±0.10	K1	2.70±0.10
10P0	40.00±0.20	θ	5° TYP



Note: The Pin 1of the chip is in the quadrant Q1

Figure 26.16-Lead Wide Body SOIC [WB SOIC-16] Reel Information

16-Lead SSOP




Figure 27. 16-Lead SSOP Reel Information—dimension unit(mm)

ORDERING GUIDE

Table 19. Ordering Guide


Model Name ¹	Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Isolation Rating (kV rms)	Fail-Safe Output State	Package	MSL Peak Temp ²	MOQ/ Quantity per reel ³
π130M31	-40~125°C	3	0	3	High	NB SOIC-16	Level-2-260C-1 YEAR	2500
π130M30	-40~125°C	3	0	3	Low	NB SOIC-16	Level-2-260C-1 YEAR	2500
π131M31	-40~125°C	2	1	3	High	NB SOIC-16	Level-2-260C-1 YEAR	2500
π131M30	-40~125°C	2	1	3	Low	NB SOIC-16	Level-2-260C-1 YEAR	2500
π130M61	-40~125°C	3	0	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
π130M60	-40~125°C	3	0	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π131M61	-40~125°C	2	1	5	High	WB SOIC-16	Level-2-260C-1 YEAR	1500
π131M60	-40~125°C	2	1	5	Low	WB SOIC-16	Level-2-260C-1 YEAR	1500
π130M31S	-40~125°C	3	0	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π130M30S	-40~125°C	3	0	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000
π131M31S	-40~125°C	2	1	3	High	16-Lead SSOP	Level-3-260C-168 HR	4000
π131M30S	-40~125°C	2	1	3	Low	16-Lead SSOP	Level-3-260C-168 HR	4000

 $^{^{1.}}$ Pai1xxxxx is equals to π 1xxxxx in the customer BOM.

² MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

^{3.} MOQ, minimum ordering quantity.

PART NUMBER NAMED RULE



Notes:

Pai1xxxxx is equals to π 1xxxxx in the customer BOM

Figure 28. Part Number Named Rule

IMPORTANT NOTICE AND DISCLAIMER

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681

2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

REVISION HISTORY

Revision	Date	Page	Change Record
1.0	2018/09/17	All	Initial version
1.1	2018/11/28	P11	Changed the recommended bypass capacitor value.
1.2	2019/09/08	Page1	Changed the contact address. Add <i>iDivider</i> technology description in General Description. Changed propagation delay time, CMTI and HBM ESD. Added WB SOIC-16 Lead information.
1.3	2019/12/20	Page1,11,14	Changed description of π1xxx6x.
1.4	2020/02/16	Page1	Changed propagation delay time.
1.5	2020/02/25	Page5	Changed Pulse Width Distortion.
1.6	2020/03/16	Page6	Changed VDDx Undervoltage Threshold and Regulatory Information. Added information of Land Patterns and Top Marking
1.7	2020/04/16	Page12	Optimize description and format to make it consistent with the Chinese version.
1.8	2021/05/17	Page 1,5~10	Changed Regulatory Information. Added propagation delay time and supply current of $\pi1xxM6x$.
1.9	2021/12/06	Page5,11, 16,17	Added Enable and Disable propagation delay time. Changed Top Marking Information. Changed MSL Peak Temp.

