

High Performance Non-isolated PFM Converter

General Description

The PN8055 consists of an integrated Pulse Frequency Modulator (PFM) controller and Internal 800V avalanche-rugged smart power MOSFET, specifically designed for small power non-isolated switching power supply. PN8055 has internal high voltage start-up circuit and complete intelligent protections including adjustable Over Load Protection (OLP), Under Voltage Lockout (UVLO) and Over Temperature Protection (OTP). Excellent EMI performance could be achieved with Pulse Frequency Modulation.


Features

- Internal 800V avalanche-rugged smart power MOSFET
- Internal HV Start-up Circuit
- Be optimized with 15V output non-isolated application
- Semi enclosed steady output power 3.0W@230VAC
- Frequency modulation for low EMI
- Excellent constant voltage regulation and high efficiency
- Excellent Protection Coverage:
 - ◊ Over Load Protection (OLP)
 - ◊ Over Temperature Protection (OTP)
 - ◊ Under Voltage Lockout (UVLO)

Applications


- non-isolated assistant power supply

Package/Order Information



Order Code	Package
PN8055SSC-R1	SOP7
PN8055NSC-T1	DIP7
PN8055SM-A1	SMP7

Typical Circuit



Pin Definitions

Pin Name	Pin Number			Pin Function Description
	SOP7	DIP7	SMP7	
VDD	1,2	3,4	1	Positive Supply voltage Input.
NC	-	-	2	NC
SW	3	5	3	HV MOSFET Drain pin.
GND	4,5,6,7	1,2,6,7	4,5,6,7	Ground


Typical Power

Part number	Input Voltage	Steady output power (1)	Peak Power (2)
PN8055	150-265V _{AC}	3W(15V200mA)	3.75W(15V250mA)
	85-265V _{AC}	2.25W(15V150mA)	3W(15V200mA)

Note:

1. Maximum output power in a semi enclosed design measured at 75 °C ambient temperature, Duration: 2 hours
2. Peak power in a semi enclosed design measured at 75 °C ambient temperature, Duration: 1 min

Block Diagram



Absolute Maximum Ratings

Supply voltage Pin VDD.....-0.3~35V
 High-Voltage Pin SW.....-0.3~800V
 Operating Junction Temperature.....-40~150 °C
 Storage Temperature Range.....-55~150 °C
 Lead Temperature (Soldering, 10Secs).....260 °C
 Package Thermal Resistance θ_{JC} (DIP7).....20 °C /W

Note:







1. Test standard: ESDA/JEDEC JS-001-2017.
2. Air discharge to pins of PN8055 with ESD Generator, Enterprise internal standards, for reference only.

Electrical Characteristics

(TA = 25 °C, VDD = 14V, unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power Section						
Drain Break-down voltage	BVDSS	ISW =250uA, TJ=25 °C	800	820		V
Off-state drain current	IOFF	VSW =650V, TJ=25 °C	10	55	100	μA
Drain-source on state resistance	RDS(on)	ISW = 400mA, TJ=25 °C		18		Ω
Start up threshold	VSW_START	VDD=VDDon – 1V		30		V
Supply Voltage Section						
VDD start up threshold	VDDon		11.0	12.0	13.0	V
VDD under voltage shutdown threshold	VDDoff		8.0	9.0	9.5	V
VDD voltage Hysteresis	VDDhys			2.5		V
VDD clamp voltage	VDDclamp		18	20	22	V
VDD feedback reference	VDDREF			15.3		V
Supply Current Section						
VDD charge current	IDDch	VDD=10V		-2		mA
Off-state current	IDDO	VDD=6V	0.4	0.5	0.9	mA
Operating supply current	IDDI	VDD =11V	0.9	1.2	1.5	mA
Current Sense Section						
Drain current limit	Ilimit		450	500	550	mA
Leading edge blanking time	TLEB			300		ns
Feedback Input Section						
Minimum turn OFF time	Toffmin		15	16.5	20	μs
Minimum turn ON time	Tonmax		10	13	16	μs
Thermal Shutdown Section						
OTP threshold	TSD		135	150		°C
OTP Protect Hysteresis	THYST			30		°C
Restart Protection Section						
Restart time	TRESTART	CVDD=4.7μF		3		s

Typical Characteristics Plots

(a) $R_{DS(on)}$ vs T_j (b) BV_{DSS} vs T_j (c) $V_{DD_{REF}}$ vs T_j (d) T_{offmin} vs T_j (e) $V_{DD_{on}}$ vs T_j (f) $V_{DD_{off}}$ vs T_j

Functional Description

The PN8055 consists of an integrated Pulse Frequency Modulator (PFM) controller and 800V power MOSFET, specifically designed for small power non-isolated switching power supply. PN8055 has internal 800V high voltage start-up circuit and complete intelligent protections including adjustable Over Load Protection (OLP), Under Voltage Lockout (UVLO) and Over Temperature Protection (OTP). Excellent EMI performance could be achieved with Pulse Frequency Modulation.

1. Start up

At start up, the internal high-voltage current source supplies 2mA current to charges the external VDD capacitor. When VDD rises to V_{DDon} , PN8055 starts switching and the internal high-voltage current source stops charging the capacitor. After start up, the VDD voltage is supplied from output.

2. CV Operation Mode

In CV operation, PN8055 samples the feedback signal through VDD pin. While the feedback voltage remains below V_{DDRF} the IC turns on the integrated MOSFET. When the current of the inductor reaches the peak current limit (I_{peak}), the integrated MOSFET is turned off. Fig1-1 and Fig 1-2 shows the operating waveform of key nodes in continuous conduction mode (CCM) and discontinuous conduction mode (DCM). Meanwhile, the IC integrates load compensation function to improve load regulation and CV accuracy.




Fig1-1 Waveform if CCM mode




Fig1-2 Waveform of DCM mode

In actual applications, VDD sampling voltage is affected by isolation diode. So chip V_{DDRF} is set as 15.3V(TYP), to counteract the voltage drop on the isolation diode.

3. PFM modulation

The IC operates in PFM mode, and I_{peak} is set to decrease with the decrease of the IC operating frequency (F_{sw}). When the IC switching cycle increase 1us, I_{peak} will decrease 3mA. As a result of the internal current sampling and the maximum current limit (I_{limit}), inductance is the only parameter of the frequency modulation when output voltage and output current are fixed. The recommended inductance is 0.8~1.6mH, if the inductance is too small, the carrying capacity of the system will be small, if too high, it is easy to cause inductance saturation, affecting reliability.

4. Soft-Start up

In order to regulate peak current in deep CCM mode, PN8055 build in soft-start function, reduce the switching frequency of the startup phase by limiting T_{offmin} . Meanwhile, the leading edge blanking (LEB) is 300ns (Typ.), in order to regulate peak current.


5. Smart Protection Control

PN8055 has several smart self-protection functions, such as Over Temperature Protection (OTP), VDD Under-Voltage Lockout (UVLO). And all these protections have self-recovery mode.

OTP---If the inner junction temperature exceeds 150°C, the IC will shut down switching, until the junction temperature falls to 120°C.

UVLO---If VDD pin Voltage drops below V_{DDoff} , the IC will restart. Otherwise, self-restart time can be changed by VDD capacitor. The larger the capacitor, the longer the self-restart time is.

Typical Application




Component Parameter and Layout Considerations:

1. VDD capacitor EC1 should be placed at the nearest place from the VDD pin and the GND pin.

Package Information

Package Information SOP7



Size Symbol	Min.(mm)	Typ.(mm)	Max.(mm)	Size Symbol	Min.(mm)	Typ.(mm)	Max.(mm)
A	—	—	1.75	D	4.80	4.90	5.00
A1	0.10	—	0.225	E	5.80	6.00	6.20
A2	1.30	1.40	1.50	E1	3.80	3.90	4.00
A3	0.60	0.65	0.70	c	1.27BSC		
b	0.39	—	0.47	h	0.25	—	0.50
b1	0.38	0.41	0.44	L	0.50	—	0.80
c	0.20	—	0.24	L1	1.05REF		
c1	0.19	0.20	0.21	θ	0 °	—	8 °


Top mark	Package
PN PN8055 YWWXXXXX	SOP7

Note: Y: Year Code; WW: Week Code; XXXXX: Internal Code

Notes:

1. This drawing is subjected to change without notice.
2. Body dimensions do not include mold flash or protrusion.

Package Information DIP7



Size Symbol	Min.(mm)	Typ.(mm)	Max.(mm)	Size Symbol	Min.(mm)	Typ.(mm)	Max.(mm)
A	3.60	3.80	4.00	c 1	0.24	0.25	0.26
A1	0.51	—	—	D	9.15	9.25	9.35
A2	3.20	3.30	3.40	E1	6.25	6.35	6.45
A3	1.55	1.60	1.65	e	2.54BSC		
b	0.44	—	0.52	eA	7.62REF		
b 1	0.43	0.46	0.49	eB	7.62	—	9.30
B1	1.52REF			eC	0	—	0.84
c	0.25	—	0.29	L	3.00	—	—


Top mark	Package
PN PN8055 YWWXXXXX	DIP7

Note: Y: Year Code; WW: Week Code; XXXXX: Internal Code

Notes:

1. This drawing is subjected to change without notice.
2. Body dimensions do not include mold flash or protrusion.

Package Information SMP7



Size Symbol	Min. (mm)	Max. (mm)	Size Symbol	Min. (mm)	Max. (mm)
A	3.424	3.776	E	6.250	6.450
A1	0.100	0.300	E1	9.450	9.850
A2	3.324	3.476	e	0.540BSC	
B	0.440	0.520	L	0.920	1.120
B1	1.484	1.564	L1	0.065REF	
c	0.204	0.304	θ	0 °	8 °
D	9.100	9.300			


Top mark	Package
PN PN8055 YWWXXXXX	SMP7

Note: Y: Year Code; WW: Week Code; XXXXX: Internal Code

Notes:

1. This drawing is subjected to change without notice.
2. Body dimensions do not include mold flash or protrusion.


Tape and Reel Information



Notes:

1. This drawing is subjected to change without notice.
2. All dimensions are nominal and in mm.
3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.
4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.

Tape and Reel Information



Unit: MM				
Material: PS		Unspecified tolerance: ± 0.2		
H	12	16	24	32
C ± 0.2	330	330	330	330
T1 ± 0.2	1.45	1.45	1.45	1.45
B ± 0.2	10.7	10.7	10.7	10.7
A ± 0.2	2.5	2.5	2.5	2.5
T ± 0.2	1.85	1.85	1.85	1.85
D ± 0.2	100	100	100	100

Notes:

1. This drawing is subjected to change without notice.
2. All dimensions are nominal and in mm.
3. This drawing is not in scale and for reference only. Customer can contact Chipown sales representative for further details.
4. The number of flange openings depends on the reel size and assembly site. This drawing shows an example only.

Important Notice

Wuxi Chipown Microelectronics Co. Ltd. reserves the right to make changes without further notice to any products or specifications herein. Wuxi Chipown Microelectronics Co. Ltd. does not assume any responsibility for use of any its products for any particular purpose, nor does Wuxi Chipown Microelectronics Co. Ltd assume any liability arising out of the application or use of any its products or circuits. Wuxi Chipown Microelectronics Co. Ltd does not convey any license under its patent rights or other rights nor the rights of others.