

Application Note: SY7901

High Efficiency 500kHz, 25V PWM Controller with DC Input Current Limit

General Description

The SY7901 is a current mode DC/DC controller targeted for Boost, Sepic, Flyback and Forward applications. The SY7901 has an accurate DC input current limit. External compensation provides flexible adjustment of control loops for different applications. The internal low side driver is capable of sourcing 1.5A and sinking 3A current.

Ordering Information



Ordering Number	Package type	Note
SY7901DBC	DFN3×3-10	

Features

- Input Voltage Range 3V to 25V •
- 500kHz Fixed Switching Frequency
- An Accurate DC Input Current Limit •
- **External Compensation**
- Internal Soft-start Limits the Inrush Current •
- Integrated Low Side Driver: 1.5A Sourcing and 3A Sinking
- **RoHS** Compliant and Halogen Free
- Compact Package: DFN3×3-10

Applications

- GPS Navigation Systems
- Handheld Devices
- Portable Media Player

Typical Applications



Figure1. Schematic Diagram



Pinout (top view)



Top Mark: FRxyz for SY7901 (Device code: FR, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
VIN	10	Input pin. Decouple this pin to the PGND pin with at least a 1μ F ceramic capacitor.
VCC	9	5V Internal LDO output from VIN. Connect a 4.7 µ F capacitor from this pin to PGND.
GATE	8	Driver pin. Connect the gate of the power NFET to this pin.
CS	7	Current sense pin. Connect an external current sensing resistor R _s from this pin to GND. The voltage on this pin is used for providing MOSFET current feedback in the control loop and cycle-by-cycle peak current limit. Peak current limit is triggered when the sensed voltage plus the slope compensation exceed 340mV.
ISEN	6	Connect this pin to CS to program the input average current limit. The input current limit should be I _{iLM} =100mV/Rs
SGND	5	Signal ground pin. 🔨 🖊
COMP	4	External compensation pin. Connect the RC network from this pin to SGND to compensate the control loop.
FB	3	Output voltage feedback pin. Connect this pin to the output voltage divider to program output voltage: $V_{OUT}=1V\times(1+R_1/R_2)$
SS	2	Connect a capacitor from this pin to SGND to program the soft-start time.
EN	1	Enable pin. Pull it high to turn on the chip. Do not leave this pin floating.
PGND	Exposed Paddle	Power ground pin.

Absolute Maximum Ratings (Note 1)

IN, EN	26V
GATE	
All Other Pins	6V
Power Dissipation, PD @ $T_A = 25^{\circ}C$, DFN3×3-10	2.6W
Package Thermal Resistance (Note 2)	
θJA	38°C/W
θлс	8°C/W
Junction Temperature Range	40 to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

Recommended Operating Conditions (Note 3)

IN	3V to 25V
Junction Temperature Rang	ge40°C to 125°C
Ambient Temperature Ran	ge40°C to 85°C



Electrical Characteristics

(VIN = 12V, TA = 25° C, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		3		25	V
Quiescent Current	IQ	FB=1.1V		170		μA
Shutdown Current	I _{SHDN}	EN=0		0.1		μA
Feedback Reference Voltage	V _{REF}		0.98	1	1.02	V
FB Input Current	I _{FB}	$V_{FB} = V_{IN}$	-50		50	nA
Current Sense Limit	I _{SEN}		98	100	102	mV
Internal Slope Compensation	V _{SLOPE}			40		$mV/\mu S$
Gm of EA	Gm			300		μA/V
Gate Driver Output Peak Current	I _{SOURCE}			1.5		А
Gate Driver Output Feak Current	I _{SINK}			3		А
EN Rising Threshold	V_{ENH}		1.5			V
EN Falling Threshold	V _{ENL}				0.4	V
Input UVLO threshold	V _{UVLO}		0		2.9	V
UVLO hysteresis	V _{HYS}			0.3		V
Oscillator Frequency	Fosc			500		kHz
Min ON Time				200		ns
Min OFF Time				200		ns
Internal LDO Output	V _{VCC}	V _{IN} =5.5V	4.9	5	5.1	V
Thermal Shutdown	T _{SD}			150		°C
Thermal Hysteresis	T _{HYST}			20		°C

Note 1: Stresses beyond "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.

Sileres.



Typical Performance Characteristics





Shutdown from Enable V_{IN}=5.0V, Io=1.0A



Time (1mS/div)



Operation

The SY7901 is a current mode DC/DC controller targeted for Boost, Sepic, Flyback and Forward applications. The SY7901 has an accurate DC input current limit. External compensation provides flexible adjustment of control loops for different applications. The internal low side driver is capable of sourcing 1.5A and sinking 3A current. It adopts constant frequency peak current mode control to ensure reliable over current protection and cycle by cycle switch current limit. The input current limit control senses the dc input current via a sense resistor and compares it against the internal threshold. If the input current is below the threshold, the IC operates under the constant output voltage operation mode and the output voltage is regulated by the feedback voltage sensed on the V_{OUT}. If the input current meets the threshold, the IC operates in the constant input current mode and the average input current is regulated to a level programmed by the input current sense resistor.

Applications Information

Feedback Resistor Dividers R1 and R2:

Choose R1 and R2 to program the output voltage under CV mode. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R1 and R2. A value of between 1k and 100k is highly recommended for R2. If R2=30k is chosen, then R1 can be calculated to be:



Peak Current Sense Resistor

An external sensing resistor Rs is used to sense the current flow through the MOSFET. The sensed voltage is for peak current mode control and cycle by cycle peak current limit. Peak current limit will be triggered when the voltage on CS pin plus the internal slop compensation exceed 340mV, which is the typical clamping voltage of the PWM comparator. It is desirable to make the maximum value of sensing

voltage plus the slope compensation to be about 70% of the clamping voltage during normal operation. Thus,

$$Rs = \frac{70\% \times 0.34 \text{-Vslope} \times D \times Ts}{10\%}$$

I_{PEAK}

 V_{SLOPE} is the slew rate of the internal compensation; I_{PEAK} is the peak current through MOSFET.

DC Current Limit

There are two feedback loops inside the controller. When the voltage on ISEN pin meets 100mV threshold, the current feedback loop will take over and regulate the output DC current to the target value. The reference voltage of current feedback loop will be affected by FB pin voltage. When the FB pin voltage is greater than 0.5V, the reference voltage is 100mV. While the FB pin voltage changes from 0.5V to 0.15V, the reference voltage changes from 100mV to 30mV.

Diode

Average current flowing through the diode is equal to the output current, so the diode current rating should be larger than the maximum output current. Reverse voltage of the diode is equal to V_{IN} plus V_O , so the reverse voltage of the diode should be selected to be larger than the maximum value of V_{IN} plus Vo. It is better to select a Schottky diode to reduce the reverse recovery loss.

Power MOS

When Power MOS is turned off, the drain to source voltage is equal to V_{IN} plus Vo, so the break down voltage of Power MOS should be larger than the maximum value of Vin plus Vo. When power MOS is turned off, a voltage spike is always generated due to the parasitic inductance, so voltage rating safe margin should be taken into consideration.

Output Inductor L for Sepic Design:

Coupled inductor is recommended for Sepic application to reduce the passive component size. Choose proper inductance to achieve desired current ripple. It is suggested to choose current ripple to be 40% of the maximum value of input current plus output current. Current rating of the inductor should be larger than $1.2 \times (I_{IN_MAX} + I_{O_MAX})$. The inductance is calculated as:

$$V_{IN} \times V_O$$

 $2 - \frac{1}{40\% \times F_{SW} \times (I_{OUT} + I_{IN})(V_{IN} + V_O)}$



Loop Compensation

The SY7901 incorporates a peak current mode control scheme. The peak current mode control scheme has two feedback loops. The inner loop, current loop, does not require any external compensation component. The outer loop, voltage loop, is compensated with external components.

In most applications, a Type 2 or Type 2a compensation network as show in Fig.2 and Fig.2a can be used to stabilize the voltage loop. The Type 2 is the most widely used and works fine for power stages lagging down to -90° and where the boost brought by the output capacitor ESR must be canceled. Type 2a is used where the output capacitor ESR effect can be neglected.



To calculate the output voltage sense loop external components, follow the following steps.

Silerey Corp.

1. Select the crossover frequency fc of the closed loop. It is recommend that the crossover frequency is chosen 1/5 of right half plane zero (f_{RHPZ}) for the tradeoff of stability and transient response of the system. The system has faster response at higher crossover frequency.

$$f_{RHPZ} = \frac{(1 - D_{MAX})^2 \times V_{OUT}}{\pi \times D_{MAX} \times L2 \times I_{OUT}}$$

2. Select a Rz value of the R-C series combination connected to the COMP pin.

$$R_{Z} = \frac{V_{OUT}}{G_{m} \times G_{fc} \times V_{REF}}$$

Where G_m is the error amplifier gain 300uS, G_{fc} is gain of the power stage at crossover frequency. For Sepic converter:

$$G_{fc} = \frac{(1 - D_{MAX})}{2\pi \times fc \times C_{OUT} \times R_S \times 4.5}$$

3. Select a Cz value of the R-C series combination connected to the COMP pin. The capacitor Cz is for obtaining enough DC gain of loop. A place of compensation zero decides phase margin at the crossover frequency. Place a compensation zero at or before the dominant pole of R_L and C_O . R_L is the load resistance.

$$C_{Z} = \frac{R_{L} \times C_{O}}{R_{Z}}$$

4. A high frequency pole is recommended to attenuate the high frequency noise. Place this pole to cancel the ESR zero of $C_{\rm OUT}$

$$C_{\rm P} = \frac{R_{\rm ESR} \times C_{\rm O}}{R_{\rm Z}}$$



Design Example

A design example of typical application is shown below step by step.

Identify Design Specification

Design Specification					
V _{IN}	9V~12V	VOUT	12V		
I _{OUT}	4A	η	90%		
I _{IN LIMIT}	6A				

Inductor Selection

The maximum input current I_{IN_MAX} and duty cycle D_{MAX} can be calculated as:

 $I_{IN_MAX} \!=\! \frac{V_{OUT} \!\times\! I_{OUT}}{V_{IN_MIN} \!\times\! \eta}$ $=\frac{12\mathrm{V}\times4\mathrm{A}}{9\mathrm{V}\times0.9}=5.926\mathrm{A}$ $D_{MAX} = \frac{V_{OUT} + V_D}{V_{IN} + V_{OUT} + V_D}$ $=\frac{12V+0.6V}{9V+12V+0.6V}=0.583$ If coupled inductor is used, the inductor value is calculated as: $V_{OUT} \times D_{MAX}$ $\overline{40\% \times F_{OSC} \times (I_{OUT} + I_{IN_MAX})}$ 12V×0.583 $= \frac{1}{40\% \times 500 \text{kHz} \times (4\text{A} + 5.926\text{A})}$ = 2.8uH If two same separate inductors are use, we could calculate the value as: $L1 = L2 = 2 \times L = 5.6 \mu H$ The ΔI of inductor current is: $\Delta I = \frac{V_{IN}MIN}{V_{IN}MIN} \times D_{MAX}$ L1×F_{OSC} 9V×0.583 = -5.6uH×500kHz =1.874AI_{PEAK_L1}= I_{IN_MA} $I_{VALLEY_{L1}} = I_{IN_{MAX}} - \frac{\Delta I}{2}$ $= 5.926 - \frac{1.874A}{2} = 4.989A$ $I_{\text{PEAK}_\text{L2}} = I_{\text{OUT}} + \frac{\Delta I}{2}$ $=4+\frac{1.874A}{2}=4.937A$

IRMS_L1

= \	$\frac{1}{TS} \times [\int_0^D MAX^{\bullet TS} (I_{VALLEY} L f^{\dagger} D_N)]$	$\frac{\Delta I \times t}{4AX^{\times TS}}$) ² dt]-	$+\frac{1}{\text{TS}} \times [\int_0^{(1-D_{MAX}) \bullet \text{TS}}$	S(I _{PEAK_L} † ⁺ (1-I	$\frac{\Delta I \times t}{\Delta MAX^{3} \times TS}$	² dt]
= 5.	95A					

It is important that the RMS current and saturation current ratings of the inductor are not exceeded.

MOSFET Selection

The Peak current, Valley current and RMS current of MOSFET are as follow:

 $I_{PEAK_M} = I_{IN_MAX} + I_{OUT} + \Delta I$ = 5.926 + 4 + 1.874A = 11.8A $I_{VALLEY_M} = I_{IN_MAX} + I_{OUT} + \Delta I$ = 5.926 + 4 - 1.874A = 8.05A I_{RMS_M} = $\sqrt{\int_0^{D_{MAX} \bullet TS} (I_{VALLEY_M} + \frac{\Delta I \times t}{D_{MAX} \times TS})^2 dt}$ = 6.88A

The SY7901 5V gate driver is optimized for low Vth and low Qg N-MOSFET. BSC093N04LS is used in this design example. The average gate drive current must be less than the 80mA VCC current limit.

The BSC093N04LS have $R_{DS}(on)=11m\Omega$, output capacitor $C_{OSS}=340pF$, total gate charge Qg=11.4nC, gate to drain charge Qgd=2nC, series gate resistor $R_G=1\Omega$, and gate to source voltage threshold $V_{GS(th)}=2V$. We could calculate the gate drive current, MOSFET conduction loss P_{CON} and the switching loss P_{SW} as follow.

$$\begin{split} I_{GATE} &= Qg \times F_{OSC} \\ &= 11.4nC \times 500 kHz \\ &= 5.7mA \\ P_{CON} &= I_{RMS_M}^{2} \times R_{DS}(on) \\ &= 6.877A^{2} \times 11m\Omega = 0.52W \\ P_{SW} \\ &= \frac{C_{OSS} \times (V_{IN} + V_{OUT})^{2} + (V_{IN} + V_{OUT}) \times (I_{PEAK_M} + I_{VALLEY_M}) \times \frac{Qgd \times R_{G}}{VCC - V_{GS(th)}} \\ &= \frac{2 \times T_{C}}{2 \times T_{C}} \end{split}$$

Current Sense Resistor Selection

a) Select the R_S with peak current limit. $R_{S1} = \frac{0.34 - V_{SLOPE} \times D_{MAX} \times T_S}{I_{PEAK_M}}$ $= \frac{0.34 - 40 \text{mV/us} \times 0.538 \times 2\text{us}}{11.8\text{A}}$ $= 25 \text{m}\Omega$ b) Select the R_S with input current limit:



 $Rs2 = \frac{V_{ISEN}}{I_{IN_LIMIT}}$ = 100 mV = 16.7 m

 $=\frac{100\text{mV}}{6\text{A}}=16.7\text{m}\,\Omega$

Set the RS equal to the lower value of R_{S1} and R_{S2} : $Rs=Rs_{2}=16.7m\,\Omega$

The maximum power loss on Rs:

 $P_{RS-MAX} = \frac{(340 \text{mV} - \text{V}_{SLOPE\times}\text{Ts})^2}{\text{RS}}$ $= \frac{(340 \text{mV} - 40 \text{mV}/\text{us} \times 2\text{us})^2}{16.7 \text{m}\Omega} = 4.04 \text{W}$

The maximum power loss in RS is 4.04W; nine 0.5W rated sense resistors are used in parallel in this application.

Couple Capacitor Selection Cs

The RMS current of C_S can be calculated as follow:

$$I_{RMS_C_S} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN_MIN}}} = 4.6A$$

The voltage ripple on 22 μ F C_S can be calculated as follow:

$$\begin{split} \Delta V_{C_{S}} &= \frac{D_{MAX} \times I_{OUT}}{F_{OSC} \times C_{S}} \\ &= \frac{0.583 \times 4A}{500 \text{kHz} \times 22 \mu 2} \\ &= 0.212 \text{V} \end{split}$$

Output Capacitor Selection COUT

The RMS current of C_{OUT} is:

Silerey corr

 $I_{\text{RMS}_{\text{OUT}}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}_{\text{MIN}}}}} = 4.6\text{A}$ We suppose the output voltage ripple is 1% of V_{OUT} $\Delta V_{\text{OUT}} = V_{\text{OUT}} \times 1\% = 12 \times 0.01 = 0.12\text{V}$

The ESR of C_{OUT}:

$$\begin{split} & \text{ESR} \leq \frac{\Delta V_{\text{OUT}} \times 0.5}{I_{\text{PEAK}_L1} + I_{\text{PEAK}_L2}} \\ &= \frac{0.12V \times 0.5}{11.852} \\ &= 5 \text{m}\Omega \\ & \text{C}_{\text{OUT}} \geq \frac{I_{\text{OUT}} \times D_{\text{MAX}}}{\Delta V_{\text{OUT}} \times 0.5 \times F_{\text{OSC}}} \\ &= \frac{4A \times 0.583}{0.12V \times 0.5 \times 500 \text{kHz}} \\ &= 77 \text{uF} \\ & \text{We could select 4PCS low ESR 22uF ceramic capacitor.} \end{split}$$

Control Loop Compensation Design

There is a Right Half Plane Zero (f_{RHPZ}) as follow: $\mathbf{f}_{\mathrm{RHPZ}} = \frac{(1 - \mathbf{D}_{\mathrm{MAX}})^2 \times \mathbf{V}_{\mathrm{OUT}}}{\pi \times \mathbf{D}_{\mathrm{MAX}} \times \mathbf{L2} \times \mathbf{I}_{\mathrm{OUT}}}$ $(1-0.583)^2 \times 12V$ $= \frac{1}{3.14 \times 0.583 \times 5.6 \mu. \times 4A}$ = 50 kHzSet the crossover frequency at 1/6 of f_{RHPZ}: $f_{\rm C} = \frac{f_{\rm RHPZ}}{6} = \frac{50 \text{ kHz}}{6} = 8.3 \text{ kHz}$ The gain of the power stage Gfc could be calculated: $G_{t} = 2\pi \times fc \times C_{OUT} \times R_{s} \times 4.5$ (1 - 0.583) $\frac{1}{2 \times 8.3 \text{kHz} \times 3.14 \times 88 \text{uF} \times 16.7 \text{m}\,\Omega \times 4.5}$ =1.21 $\mathbf{R}_{\mathrm{Z}} = \frac{\mathbf{V}_{\mathrm{OUT}}}{\mathbf{G}_{\mathrm{m}} \times \mathbf{G}_{\mathrm{fc}} \times \mathbf{V}_{\mathrm{REF}}}$ 12V 300uS×1.21×1V $= 33 k \Omega$ $C_{Z} = \frac{V_{OUT} \times C_{OUT}}{I_{OUT} \times R_{Z}}$ = 12V × 88uF $4A \times 33k\Omega$ = 8nFSet $C_z = 10nF$



Other Application Examples

Figure 2 to 5 show other application examples of using SY7901.













DFN3×3-10 Package Outline



Bottom View

Notes: All dimensions are in millimeters and exclude mold flash & metal burr.





Taping & Reel Specification

1. DFN3×3-10 taping orientation





Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
DFN3×3	10	8	13''	400	400	5000





IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2020 Silergy Corp.

All Rights Reserved.