













TPS82085, TPS82084

SLVSCN4D - OCTOBER 2014-REVISED JUNE 2019

# TPS82084 (2-A) / TPS82085 (3-A) High Efficiency Step-Down Converter MicroSiP™ Modules with Integrated Inductor

#### 1 Features

- Low Profile MicroSiP™ Power Module
- DCS-control topology
- Up to 95% efficiency
- 17-µA operating quiescent current
- -40°C to 125°C operating temperature range
- · Hiccup short circuit protection
- 2.5-V to 6-V input voltage range
- 0.8-V to V<sub>IN</sub> adjustable output voltage
- Power save mode for light load efficiency
- 100% duty cycle for lowest dropout
- Output discharge function
- Power good output
- Integrated soft startup, and support pre-biased startup
- Over temperature protection
- · CISPR11 class B compliant
- 2.8-mm x 3.0-mm x 1.3-mm 8-Pin μSiL package

# 2 Applications

- Optical module
- Single board computer
- Solid state drive
- · Metro data center
- Audio/video control system
- Radar

# 3 Description

The TPS82084/5 are 2-A/3-A step-down converter MicroSiP™ modules optimized for small solution size and high efficiency. The power module integrates a synchronous step-down converter and an inductor to simplify design, reduce external components and save PCB area. The low profile and compact solution is suitable for automated assembly by standard surface mount equipment.

To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 2.4MHz and automatically enters Power Save Mode operation at light load currents. In Power Save Mode, the device operates with typically 17-µA quiescent current. Using the DCS-Control topology, the device achieves excellent load transient performance and accurate output voltage regulation. The EN and PG pins, which support sequencing configurations, bring a flexible system design. An integrated soft startup reduces the inrush current required from the input supply. Over temperature protection and Hiccup short circuit protection deliver a robust and reliable solution.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS82085	μSiL (8)	2.8 mm x 3.0 mm
TPS82084	μSiL (8)	2.8 mm x 3.0 mm

#### **Device Comparison**


PART NUMBER	OUTPUT CURRENT
TPS82084	2 A
TPS82085	3 A

 For all available packages, see the orderable addendum at the end of the datasheet.

#### 1.8 V Output Application



#### 1.8 V Output Efficiency





# **Table of Contents**

1	Features	1 8	Application and Implementation	10
2	Applications	1	8.1 Application Information	
3	Description	1	8.2 Typical Applications	
4	Revision History	2 9	Power Supply Recommendations	
5	Pin Configuration and Functions	3 10		
6	Specifications	3	10.1 Layout Guidelines	
	6.1 Absolute Maximum Ratings	3	10.2 Layout Example	
	6.2 ESD Ratings	3	10.3 Thermal Consideration	
	6.3 Recommend Operating Conditions	<b>3</b> 11	• •	
	6.4 Thermal Information	4	11.1 Device Support	
	6.5 Electrical Characteristics	4	11.2 Related Links	
	6.6 Typical Characteristics	6	11.3 Community Resources	
7	Detailed Description	7	11.4 Trademarks	
	7.1 Overview	7	11.5 Electrostatic Discharge Caution	
	7.2 Functional Block Diagram	7	11.6 Glossary	17
	7.3 Feature Description	<mark>7</mark> 12	Mechanical, Packaging, and Orderable	4-
	7.4 Device Functional Modes	9	Information	
			12.1 Tape and Reel Information	18
har	ges from Revision C (September 2018) to Revisi	ion D		Page
С	orrect the part number in the title			
Α				1
	dd the input voltage range for the output voltage dis	charge feature		
	dd the input voltage range for the output voltage dis	charge feature	in Enable and Disable	
har	dd the input voltage range for the output voltage dis		in Enable and Disable.	
			in Enable and Disable.	Page
Α	ages from Revision B (April 2015) to Revision C		in Enable and Disable.	Page
A	ages from Revision B (April 2015) to Revision C dded TPS82084 device into this data sheethanged from -40 °C to -55 °C for storage temperate	ure range	in Enable and Disable.	Page 1
A C A	ages from Revision B (April 2015) to Revision C  dded TPS82084 device into this data sheethanged from -40 °C to -55 °C for storage temperated dded thermal information for TPS82085EVM-672. U	ure range	in Enable and Disable.	Page 1
A C A	dges from Revision B (April 2015) to Revision C  dded TPS82084 device into this data sheet hanged from -40 °C to -55 °C for storage temperate dded thermal information for TPS82085EVM-672. U dded power save mode waveform diagram to Powe	ure range Ipdated therma	in Enable and Disable.	Page 1 4 4
A A A	dded TPS82084 device into this data sheet	ure range Ipdated therma Ir Save Mode (	Il metric value.	Page
A A A	dges from Revision B (April 2015) to Revision C  dded TPS82084 device into this data sheet hanged from -40 °C to -55 °C for storage temperate dded thermal information for TPS82085EVM-672. U dded power save mode waveform diagram to Powe dded typical value of the EN pin high/low level input dded pg pin logic table in Power Good Output	ure range Ipdated therma Ir Save Mode ( It voltage in Ena	in Enable and Disable.  Il metric value.  PSM)  able and Disable.	Page
A A A A	dded TPS82084 device into this data sheet	ure range Ipdated therma Ir Save Mode ( It voltage in Ena	Il metric value.  PSM)  able and Disable.	Page
A A A A	dges from Revision B (April 2015) to Revision C  dded TPS82084 device into this data sheet hanged from -40 °C to -55 °C for storage temperate dded thermal information for TPS82085EVM-672. U dded power save mode waveform diagram to Powe dded typical value of the EN pin high/low level input dded pg pin logic table in Power Good Output	ure range  Ipdated therma or Save Mode ( t voltage in Ena	in Enable and Disable.  Il metric value.  PSM)  able and Disable	Page

Changes from Original (October 2014) to Revision A

Changes from Revision A (April 2015) to Revision B

Page

**Page** 

Product Folder Links: TPS82085 TPS82084



# 5 Pin Configuration and Functions

# PG 2 Package (Top View) EN 1 8 VOUT PG 2 7 FB VIN 3 4 6 GND VIN 4 5 GND

#### **Pin Functions**

PI	N	1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
EN	1	1	Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an internal pull-down resistor of typically 400 k $\Omega$ when the device is disabled.	
PG	2	0	Power good open drain output pin. A pull-up resistor can be connected to any voltage I than 6V. Leave it open if it is not used.	
VIN	3,4	PWR	Input voltage pin.	
GND	5,6		Ground pin.	
FB	7	I	Feedback reference pin. An external resistor divider connected to this pin programs the output voltage.	
VOUT	8	PWR	Output voltage pin.	
Exposed Thermal Pad			The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve appropriate power dissipation and mechanical reliability.	

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage at pins (2)	EN, PG, VIN, FB, VOUT	-0.3	7	V
Sink current	PG		1.0	mA
Module operating tempe	rature range	-40	125	°C
Storage temperature ran	Storage temperature range		125	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommend Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.5	6	V
$V_{PG}$	Power good pull-up resistor voltage		6	V

<sup>(2)</sup> All voltage values are with respect to network ground pin.



# **Recommend Operating Conditions (continued)**

Over operating free-air temperature range, unless otherwise noted.

		MIN	MAX	UNIT
V <sub>OUT</sub>	Output voltage range	0.8	$V_{IN}$	V
	Output current range, TPS82084 <sup>(1)</sup>	0	2	Α
IOUT	Output current range, TPS82085 <sup>(1)</sup>	0	3	Α
TJ	Module operating temperature range <sup>(1)</sup>	-40	125	°C

<sup>(1)</sup> The module operating temperature range includes module self temperature rise and IC junction temperature rise. In applications where high power dissipation is present, the maximum operating temperature or maximum output current must be derated.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		TPS82085EVM-672	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.6	46.6	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.1	n/a <sup>(2)</sup>	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.5	n/a <sup>(2)</sup>	900
ΨЈТ	Junction-to-top characterization parameter	0.1	0.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.3	24.6	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	17.2	15.4	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953

#### 6.5 Electrical Characteristics

 $T_J$  = -40°C to 125°C and  $V_{IN}$  = 2.5V to 6V. Typical values are at  $T_J$  = 25°C and  $V_{IN}$  = 3.6V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Υ					
V <sub>IN</sub>	Input voltage range		2.5		6	V
$I_Q$	Quiescent current into VIN	No load, device not switching T <sub>J</sub> = -40°C to 85°C, V <sub>IN</sub> = 2.5 V to 5.5 V		17	25	μΑ
I <sub>SD</sub>	Shutdown current into VIN	EN = Low, $T_J = -40^{\circ}C$ to 85°C, $V_{IN} = 2.5 \text{ V}$ to 5.5 V		0.7	5	μΑ
\/	Linder voltage leak out threehold	V <sub>IN</sub> falling	2.1	2.2	2.3	V
$V_{UVLO}$	Under voltage lock out threshold	V <sub>IN</sub> rising	2.3	2.4	2.5	V
_	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
$T_{JSD}$	Thermal shutdown hysteresis	$T_J$ falling		20		°C
LOGIC	INTERFACE EN	•	•			
V <sub>IH</sub>	High-level input voltage		1.0			V
V <sub>IL</sub>	Low-level input voltage				0.4	V
I <sub>lkg(EN)</sub>	Input leakage current into EN pin	EN = High		0.01	0.16	μΑ
R <sub>PD</sub>	Pull-down resistance at EN pin	EN = Low		400		kΩ
SOFT S	TART, POWER GOOD	•				
t <sub>SS</sub>	Soft start time	Time from EN high to 95% of V <sub>OUT</sub> nominal		0.8		ms
.,	Developed through ald	V <sub>OUT</sub> rising, referenced to V <sub>OUT</sub> nominal	93%	95%	98%	
$V_{PG}$	Power good threshold	V <sub>OUT</sub> falling, referenced to V <sub>OUT</sub> nominal	88%	90%	93%	
$V_{PG,OL}$	Low-level output voltage	I <sub>sink</sub> = 1mA			0.4	V
I <sub>lkg(PG)</sub>	Input leakage current into PG pin	$V_{PG} = 5V$		0.01	0.16	μA

<sup>(2)</sup> Not applicable to an EVM




# **Electrical Characteristics (continued)**

 $T_J$  = -40°C to 125°C and  $V_{IN}$  = 2.5V to 6V. Typical values are at  $T_J$  = 25°C and  $V_{IN}$  = 3.6V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPU	Т					
V <sub>OUT</sub>	Output voltage range		0.8		$V_{IN}$	V
V	Foodbook regulation voltage	PWM mode	792	800	808	mV
$V_{FB}$	Feedback regulation voltage	PSM mode, C <sub>OUT</sub> = 22 μF	792	800	817	mv
I <sub>lkg(FB)</sub>	Feedback input leakage current	V <sub>FB</sub> = 0.8 V		0.01	0.1	μΑ
R <sub>DIS</sub>	Output discharge resistor	EN = Low, V <sub>OUT</sub> = 1.8 V		260		Ω
	Line regulation	$I_{OUT} = 1 \text{ A}, V_{IN} = 2.5 \text{ V to 6 V}$		0.02		%/V
	Load regulation	I <sub>OUT</sub> = 0.5 A to 3 A		0.16		%/A
POWER	SWITCH					
0	High-side FET on-resistance	I <sub>SW</sub> = 500 mA		31	56	mΩ
R <sub>DS(on)</sub>	Low-side FET on-resistance	I <sub>SW</sub> = 500 mA		23	45	mΩ
R <sub>DP</sub>	Dropout resistance	100% mode		69		mΩ
	Lligh side FFT quitab gurrent limit	TPS82085	3.7	4.6	5.5	^
I <sub>LIMF</sub>	High-side FET switch current limit	TPS82084		3.6		Α
f <sub>SW</sub>	PWM switching frequency	I <sub>OUT</sub> = 1 A		2.4		MHz



#### 6.6 Typical Characteristics






# 7 Detailed Description

#### 7.1 Overview

The TPS82084/5 synchronous step-down converter power modules are based on DCS-Control™ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic, voltage and current mode control.

The DCS-Control™ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in PSM (Power Save Mode) at light load currents. In PWM, the converter operates with its nominal switching frequency of 2.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes using a single building block and therefore has a seamless transition from PWM to PSM without effects on the output voltage. The device offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Power Save Mode (PSM)

The device includes a fixed on-time ( $t_{ON}$ ) circuitry. This  $t_{ON}$ , in steady-state operation in PWM and PSM modes, is estimated as:

$$t_{ON} = 420 \text{ ns} \times \frac{V_{OUT}}{V_{IN}}$$

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(1)

To maintain high efficiency at light loads, the device enters Power Save Mode seamlessly when the load current decreases. This happens when the load current becomes smaller than half the inductor's ripple current. In PSM, the converter operates with a reduced switching frequency and with a minimum quiescent current to maintain high efficiency. The on time in PSM is also based on the same t<sub>ON</sub> circuitry. The switching frequency in PSM is shown in Equation 1.

Submit Documentation Feedback
Product Folder Links: TPS82085 TPS82084



#### **Feature Description (continued)**

In PSM, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22-µF output capacitor.

During PAUSE period in PSM (shown in Figure 4), the device does not change the PG pin state nor does it detect an UVLO event, in order to achieve a minimum quiescent current and maintain high efficiency at light loads.




Figure 4. Power Save Mode Waveform Diagram

#### 7.3.2 Low Dropout Operation (100% Duty Cycle)

The device offers a low input to output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times R_{DP}$$
 (2)

Where

 $R_{DP}$  = Resistance from  $V_{IN}$  to  $V_{OUT}$ , including high-side FET on-resistance and DC resistance of the inductor.  $V_{OUT(min)}$  = Minimum output voltage the load can accept.

#### 7.3.3 Soft Startup

The device has an internal soft start circuit which ramps up the output voltage to the nominal voltage during a soft start time of typically 0.8ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to monotonically start into a pre-biased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

#### 7.3.4 Switch Current Limit and Short Circuit Protection (Hiccup-Mode)

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a heavy load/shorted output circuit condition. If the inductor peak current reaches the switch current limit, the high-side FET is turned off and the low-side FET is turned on to ramp down the inductor current. Once this switch current limits is triggered 32 times, the devices stop switching and enables the output discharge. The devices then automatically start a new startup after a typical delay time of  $66\mu$ s has passed. This is named HICCUP short circuit protection. The devices repeat this mode until the high load condition disappears.

#### 7.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, which shuts down the devices at voltages lower than  $V_{UVLO}$  with a hysteresis of 200 mV.

#### 7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds  $T_{JSD}$ . Once the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.



#### 7.4 Device Functional Modes

#### 7.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High (typical 0.8 V). Accordingly, shutdown mode is forced if the EN pin is pulled Low (typical 0.7 V) with a shutdown current of typically 0.7  $\mu$ A. An internal resistor of 260  $\Omega$  discharges the output via the VOUT pin smoothly when the device is disabled. The output discharge function also works when thermal shutdown, undervoltage lockout or short circuit protection are triggered. The output discharge function stops working when the input voltage has decreased to around 0.5V.

An internal pull-down resistor of 400 k $\Omega$  is connected to the EN pin when the EN pin is Low. The pull-down resistor is disconnected when the EN pin is High.

#### 7.4.2 Power Good Output

The device has a power good (PG) output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 6 V.

The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when it is not used. Table 1 shows the PG pin logic.

Table 1. PG Pin Logic

	DEVICE CONDITIONS	LOGIC	STATUS
	DEVICE CONDITIONS	HIGH Z	LOW
Enable	EN = High, V <sub>FB</sub> ≥ V <sub>PG</sub>	√	
Enable	$EN = High, V_{FB} < V_{PG}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_{J} > T_{JSD}$		√
UVLO	$0.5 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		√
Power Supply Removal	V <sub>IN</sub> ≤ 0.5 V	√	



# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS82084/5 are synchronous step-down converter power modules whose output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

The required power inductor is integrated inside the TPS82084/5. The inductor is shielded and has an inductance of  $0.47~\mu H$  with approximately a +/- 20% tolerance. The TPS82084 and TPS82085 are pin-to-pin and BOM-to-BOM compatible, differing only in their rated output current.

#### 8.2 Typical Applications

#### 8.2.1 1.2-V Output Application




Figure 5. 1.2-V Output Application

#### 8.2.1.1 Design Requirements

For this design example, use the input parameters shown in Table 2.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.5 V to 6 V
Output voltage	1.2 V
Output ripple voltage	< 20 mV
Output current rating	3 A

Table 3 lists the components used for the example.

**Table 3. List of Components** 

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10μF, Ceramic Capacitor, 10V, X7R, size 0805, GRM21BR71A106KE51	Murata
C2	22μF, Ceramic Capacitor, 6.3V, X7R, size 0805, CL21B226MQQNNNE or 22μF, Ceramic Capacitor, 6.3V, X7S, size 0805, C2012X7S1A226M125AC	Samsung or TDK
R1	Depending on the output voltage, 1% accuracy	Std
R2	162kΩ, 1% accuracy	Std
R3	499kΩ, 1% accuracy	Std



#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
(3)

R2 should not be higher than 180 k $\Omega$  to achieve high efficiency at light load while providing acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy. Figure 5 shows a recommended external resistor divider value for a 1.2-V output. Choose appropriate resistor values for other output voltages.

#### 8.2.1.2.2 Input and Output Capacitor Selection


For best output and input voltage filtering, ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10- $\mu$ F or larger input capacitor is required. The output capacitor value can range from 22  $\mu$ F up to more than 150  $\mu$ F. The recommended typical output capacitor value is 22 $\mu$ F. Values over 150  $\mu$ F may be possible with a reduced load during startup in order to avoid triggering the Hiccup short circuit protection. A feed forward capacitor is not required for proper operation.

Ceramic capacitor has a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. Ensure that the input effective capacitance is at least 5µF and the output effective capacitance is at least 8µF.



#### 8.2.1.3 Application Performance Curves

 $T_A = 25$ °C,  $V_{IN} = 5$  V,  $V_{OUT} = 1.2$  V, BOM = Table 3 unless otherwise noted.




Submit Documentation Feedback

Copyright © 2014–2019, Texas Instruments Incorporated



 $T_A = 25$ °C,  $V_{IN} = 5$  V,  $V_{OUT} = 1.2$  V, BOM = Table 3 unless otherwise noted.




Copyright © 2014–2019, Texas Instruments Incorporated

Submit Documentation Feedback



 $T_A = 25$ °C,  $V_{IN} = 5$  V,  $V_{OUT} = 1.2$  V, BOM = Table 3 unless otherwise noted.




Submit Documentation Feedback

Copyright © 2014–2019, Texas Instruments Incorporated







Copyright © 2014–2019, Texas Instruments Incorporated

Submit Documentation Feedback



#### 9 Power Supply Recommendations

The devices are designed to operate from an input supply voltage range between 2.5 V and 6 V. The average input current of the TPS82084/5 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$
(4)

Ensure that the power supply has a sufficient current rating for the application.

#### 10 Layout

#### 10.1 Layout Guidelines

- It is recommended to place all components as close as possible to the IC. Specially, the input capacitor placement must be closest to the VIN and GND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Refer to Figure 30 for an example of component placement, routing and thermal design.
- The recommended land pattern for the TPS82084/5 is shown at the end of this data sheet. For best
  manufacturing results, it is important to create the pads as solder mask defined (SMD). This keeps each pad
  the same size and avoids solder pulling the device during reflow.

#### 10.2 Layout Example




Figure 30. TPS82084/5 PCB Layout

#### 10.3 Thermal Consideration

The TPS82084/5's output current needs to be derated when the device operates in a high ambient temperature or deliver high output power. The amount of current derated is dependent upon the input voltage, output power, PCB layout design and environmental thermal condition.

The TPS82084/5 module temperature must be kept less than the maximum rating of 125°C. Three basic approaches for enhancing thermal performance are listed below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.

To estimate approximate module temperature of TPS82084/5, apply the typical efficiency stated in this datasheet to the desired application condition for the module power dissipation, then calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: SZZA017 and SPRA953.

Submit Documentation Feedback

Copyright © 2014–2019, Texas Instruments Incorporated



# 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER ORDER NOW TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS82085	Click here	Click here	Click here	Click here	Click here	
TPS82084	Click here	Click here	Click here	Click here	Click here	

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

MicroSiP, DCS-Control, E2E are trademarks of Texas Instruments.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.


# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




# 12.1 Tape and Reel Information






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82084SILR	uSiP	SIL	8	3000	330.0	12.4	3.0	3.2	1.45	4.0	12.0	Q1
TPS82084SILT	uSiP	SIL	8	250	178.0	13.2	3.0	3.2	1.45	4.0	12.0	Q1
TPS82085SILR	uSiP	SIL	8	3000	330.0	12.4	3.0	3.2	1.45	4.0	12.0	Q1
TPS82085SILT	uSiP	SIL	8	250	178.0	13.2	3.0	3.2	1.45	4.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82084SILR	uSiP	SIL	8	3000	383	353	58
TPS82084SILT	uSiP	SIL	8	250	223	194	35
TPS82085SILR	uSiP	SIL	8	3000	383	353	58
TPS82085SILT	uSiP	SIL	8	250	223	194	35

**SIL0008C** 






# PACKAGE OUTLINE

# MicroSiP™ - 1.33 mm max height

MICRO SYSTEM IN PACKAGE



#### NOTES:

- MicroSiP is a trademark of Texas Instruments
- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- The drawing is despected strange without native.
   This drawing is despected strange without native.
   The drawing is despected strange without native in the property of the propert

www.ti.com




#### **EXAMPLE BOARD LAYOUT**

# SIL0008C

# MicroSiP <sup>™</sup> - 1.33 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

www.ti.com




#### **EXAMPLE STENCIL DESIGN**

# SIL0008C

# MicroSiP <sup>™</sup> - 1.33 mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com





14-Mar-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS82084SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	1D TXI084*EC	Samples
TPS82084SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	1D TXI084*EC	Samples
TPS82085SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	GE TXI085*EC	Samples
TPS82085SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	NIAU	Level-2-260C-1 YEAR	-40 to 125	GE TXI085*EC	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

14-Mar-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated