

## THS4509 Wideband, Low-Noise, Low-Distortion, Fully-Differential Amplifier

### 1 Features

- Fully-Differential Architecture
- Centered Input Common-Mode Range
- Output Common-Mode Control
- Minimum Gain of 2 V/V (6 dB)
- Bandwidth: 1900 MHz
- Slew Rate: 6600 V/ $\mu$ s
- 1% Settling Time: 2 ns
- HD<sub>2</sub>: –75 dBc at 100 MHz
- HD<sub>3</sub>: –80 dBc at 100 MHz
- OIP<sub>3</sub>: 37 dBm at 70 MHz
- Input Voltage Noise: 1.9 nV/ $\sqrt{\text{Hz}}$  ( $f > 10$  MHz)
- Power-Supply Voltage: 3 V to 5 V
- Power-Supply Current: 37.7 mA
- Power-Down Current: 0.65 mA

### 2 Applications

- 5-V Data Acquisition Systems High Linearity ADC Amplifiers
- Wireless Communication
- Medical Imaging
- Test and Measurement

### 3 Description

The THS4509 device is a wideband, fully-differential op amp designed for 5-V data acquisition systems. It has a low noise at 1.9 nV/ $\sqrt{\text{Hz}}$ , and low harmonic distortion of –75 dBc HD<sub>2</sub> and –80 dBc HD<sub>3</sub> at 100 MHz with 2 V<sub>PP</sub>, G = 10 dB, and 1-k $\Omega$  load. Slew rate is high at 6600 V/ $\mu$ s, and with settling time of 2 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for a minimum gain of 6 dB, but is optimized for gains of 10 dB.

To allow for DC coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typical) from the set voltage, when set within 0.5-V of midsupply, with less than 4-mV differential offset voltage. The common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with the common-mode voltages set to midsupply. Along with high performance at low power-supply voltage, this design makes it ideal for high-performance, single-supply 5-V data acquisition systems. The combined performance of the THS4509 in a gain of 10 dB driving the [ADS5500](#) ADC, sampling at 125 MSPS, is 81-dBc SFDR and 69.1-dBc SNR with a –1 dBFS signal at 70 MHz.


The THS4509 is offered in a quad, leadless VQFN-16 package (RGT), and is characterized for operation over the full industrial temperature range from –40°C to +85°C.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
THS4509	VQFN (16)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Test Configuration



#### Measured 3rd Order Intermodulation Spurious Signal Level






- Changed  $V_{S+} - V_{S-} = 5\text{ V}$  *Input* specifications from 1.75 V typ (common-mode input range high) to 1.4 V typ; -1.75 V (common-mode input range low) to -1.4 V; 1.35 M $\Omega$  || 1.77 pF (differential input impedance) to 1.3 M $\Omega$  || 1.8 pF; 1.02 M $\Omega$  || 2.26 pF (common-mode input impedance) to 1.0 M $\Omega$  || 2.3 pF ..... 6
  - Changed  $V_{S+} - V_{S-} = 5\text{ V}$  *Input* specifications from 1.75 V typ (common-mode input range high) to 1.4 V typ; -1.75 V (common-mode input range low) to -1.4 V; 1.35 M $\Omega$  || 1.77 pF (differential input impedance) to 1.3 M $\Omega$  || 1.8 pF; 1.02 M $\Omega$  || 2.26 pF (common-mode input impedance) to 1.0 M $\Omega$  || 2.3 pF ..... 7
  - Changed  $V_{S+} - V_{S-} = 3\text{ V}$  *Input* specifications from 0.75 V typ (common-mode input range high) to 0.4 V typ; -0.75 V (common-mode input range low) to -0.4 V; 1.35 M $\Omega$  || 1.77 pF (differential input impedance) to 1.3 M $\Omega$  || 1.8 pF; 1.02 M $\Omega$  || 2.26 pF (common-mode input impedance) to 1.0 M $\Omega$  || 2.3 pF ..... 8
-

## 5 Device Comparison Table

DEVICE	MIN. GAIN	COMMON-MODE RANGE OF INPUT <sup>(1)</sup>
THS4508	6 dB	-0.3 V to 2.3 V
THS4509	6 dB	1.1 V to 3.9 V
THS4511	0 dB	-0.3 V to 2.3 V
THS4513	0 dB	1.1 V to 3.9 V

(1) Assumes a 5-V single-ended power supply

## 6 Pin Configuration and Functions



**Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.		
NC	1	N/A	No internal connection
V <sub>IN-</sub>	2	I	Inverting amplifier input
V <sub>OUT+</sub>	3	O	Noninverting amplifier output
CM	4, 9	I	Common-mode voltage input
V <sub>S+</sub>	5-8	P	Positive amplifier power-supply input
V <sub>OUT-</sub>	10	O	Inverted amplifier output
V <sub>IN+</sub>	11	I	Noninverting amplifier input
$\overline{\text{PD}}$	12	I	Power-down; $\overline{\text{PD}}$ = logic low puts part into low power mode, $\overline{\text{PD}}$ = logic high or open for normal operation
V <sub>S-</sub>	13, 14, 15, 16	P	Negative amplifier power-supply input

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{S-}$ to $V_{S+}$	Supply voltage		6	V
$V_I$	Input voltage		$\pm V_S$	
$V_{ID}$	Differential input voltage		4	V
$I_O$	Output current <sup>(2)</sup>		200	mA
	Continuous power dissipation	See <a href="#">Dissipation Ratings</a>		
$T_J$	Maximum junction temperature		150	°C
$T_A$	Operating free-air temperature	-40	85	°C
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The THS4509 incorporates a (QFN) exposed thermal pad on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs [SLMA002](#) and [SLMA004](#) for more information about using the QFN thermally-enhanced package.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1500$
		Machine model	$\pm 100$

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage	3	5	5.25	V
Ambient temperature	-40	25	85	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		THS4509	UNIT
		RGT (VQFN)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	49.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	23.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics: $V_{S+} - V_{S-} = 5\text{ V}$

Test conditions are at  $V_{S+} = +2.5\text{ V}$ ,  $V_{S-} = -2.5\text{ V}$ ,  $G = 10\text{ dB}$ ,  $CM = \text{open}$ ,  $V_O = 2 V_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential,  $T_A = +25^\circ\text{C}$ , single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT
<b>AC PERFORMANCE</b>						
Small-signal bandwidth	$G = 6\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$	C		2		GHz
	$G = 10\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			1.9		GHz
	$G = 14\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			600		MHz
	$G = 20\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			275		MHz
Gain-bandwidth product	$G = 20\text{ dB}$			3		GHz
Bandwidth for 0.1-dB flatness	$G = 10\text{ dB}$ , $V_O = 2 V_{PP}$			300		MHz
Large-signal bandwidth	$G = 10\text{ dB}$ , $V_O = 2 V_{PP}$			1.5		GHz
Slew rate (differential)	2-V step			6600		V/ $\mu\text{s}$
Rise time				0.5		ns
Fall time				0.5		
Settling time to 1%				2		
Settling time to 0.1%				10		
2nd-order harmonic distortion	$f = 10\text{ MHz}$			-104		dBc
	$f = 50\text{ MHz}$			-80		
	$f = 100\text{ MHz}$			-68		
3rd-order harmonic distortion	$f = 10\text{ MHz}$			-108		dBc
	$f = 50\text{ MHz}$		-92			
	$f = 100\text{ MHz}$		-81			
2nd-order intermodulation distortion	200-kHz tone spacing, $R_L = 499\ \Omega$	$f_C = 70\text{ MHz}$	-78		dBc	
		$f_C = 140\text{ MHz}$	-64			
3rd-order intermodulation distortion	200-kHz tone spacing, $R_L = 100\ \Omega$ , referenced to 50- $\Omega$ output	$f_C = 70\text{ MHz}$	-95		dBm	
		$f_C = 140\text{ MHz}$	-78			
2nd-order output intercept point	200-kHz tone spacing, $R_L = 100\ \Omega$ , referenced to 50- $\Omega$ output	$f_C = 70\text{ MHz}$	78		dBm	
		$f_C = 140\text{ MHz}$	58			
3rd-order output intercept point	200-kHz tone spacing, $R_L = 100\ \Omega$ , referenced to 50- $\Omega$ output	$f_C = 70\text{ MHz}$	43		dBm	
		$f_C = 140\text{ MHz}$	38			
1-dB compression point	$f_C = 70\text{ MHz}$		12.2		dBm	
	$f_C = 140\text{ MHz}$		10.8			
Noise figure	50- $\Omega$ system, 10 MHz		17.1		dB	
Input voltage noise	$f > 10\text{ MHz}$		1.9		nV/ $\sqrt{\text{Hz}}$	
Input current noise	$f > 10\text{ MHz}$		2.2		pA/ $\sqrt{\text{Hz}}$	
<b>DC PERFORMANCE</b>						
Open-loop voltage gain ( $A_{OL}$ )		C		68		dB
Input offset voltage	$T_A = +25^\circ\text{C}$	A		1	4	mV
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			1	5	
Average offset voltage drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	B		2.6		$\mu\text{V}/^\circ\text{C}$
Input bias current	$T_A = +25^\circ\text{C}$	A		8	15.5	$\mu\text{A}$
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			8	18.5	
Average bias current drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	B		20		nA/ $^\circ\text{C}$
Input offset current	$T_A = +25^\circ\text{C}$	A		1.6	3.6	$\mu\text{A}$
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			1.6	7	
Average offset current drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	B		4		nA/ $^\circ\text{C}$

(1) Test levels: (A) 100% tested at  $+25^\circ\text{C}$ . Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

**Electrical Characteristics:  $V_{S+} - V_{S-} = 5\text{ V}$  (continued)**

Test conditions are at  $V_{S+} = +2.5\text{ V}$ ,  $V_{S-} = -2.5\text{ V}$ ,  $G = 10\text{ dB}$ ,  $CM = \text{open}$ ,  $V_O = 2\text{ V}_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential,  $T_A = +25^\circ\text{C}$ , single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT		
<b>INPUT</b>								
Common-mode input range high		B		1.4		V		
Common-mode input range low				-1.4				
Common-mode rejection ratio				90			dB	
Differential input impedance		C	1.3    1.8			M $\Omega$    pF		
Common-mode input impedance		C	1.0    2.3			M $\Omega$    pF		
<b>OUTPUT</b>								
Maximum output voltage high	Each output with 100 $\Omega$ to midsupply	A	$T_A = +25^\circ\text{C}$	1.2	1.4	V		
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	1.1	1.4			
Minimum output voltage low			$T_A = +25^\circ\text{C}$		-1.4		-1.2	V
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		-1.4		-1.1	
Differential output voltage swing	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		4.8	5.6		V		
			4.4					
Differential output current drive	$R_L = 10\ \Omega$	C		96		mA		
Output balance error	$V_O = 100\text{ mV}$ , $f = 1\text{ MHz}$			-49		dB		
Closed-loop output impedance	$f = 1\text{ MHz}$				0.3		$\Omega$	
<b>OUTPUT COMMON-MODE VOLTAGE CONTROL</b>								
Small-signal bandwidth		C		700		MHz		
Slew rate				110		V/ $\mu\text{s}$		
Gain				1		V/V		
Output common-mode offset from CM input	$1.25\text{ V} < CM < 3.5\text{ V}$				5		mV	
CM input bias current	$1.25\text{ V} < CM < 3.5\text{ V}$				$\pm 40$		$\mu\text{A}$	
CM input voltage high					1.5		V	
CM input voltage low					-1.5			
CM input impedance					23    1		k $\Omega$    pF	
CM default voltage					0		V	
<b>POWER SUPPLY</b>								
Specified operating voltage		C	3	5	5.25	V		
Maximum quiescent current	$T_A = +25^\circ\text{C}$	A		37.7	40.9	mA		
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$				37.7		41.9	
Minimum quiescent current	$T_A = +25^\circ\text{C}$	A		34.5	37.7	mA		
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$				33.5		37.7	
Power-supply rejection ( $\pm\text{PSRR}$ )		C		90		dB		
<b>POWER-DOWN - Referenced to <math>V_{S-}</math></b>								
Enable voltage threshold	Assured <i>on</i> above $2.1\text{ V} + V_{S-}$	C		$> 2.1 + V_{S-}$		V		
Disable voltage threshold	Assured <i>off</i> below $0.7\text{ V} + V_{S-}$				$< 0.7 + V_{S-}$		V	
Power-down quiescent current	$T_A = +25^\circ\text{C}$	A		0.65	0.9	mA		
	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$				0.65		1	
Input bias current	$\overline{PD} = V_{S-}$	C		100		$\mu\text{A}$		
Input impedance					50    2		k $\Omega$    pF	
Turnon time delay	Measured to output on				55		ns	
Turnoff time delay	Measured to output off				10		$\mu\text{s}$	

## 7.6 Electrical Characteristics: $V_{S+} - V_{S-} = 3\text{ V}$

Test conditions at  $V_{S+} = +1.5\text{ V}$ ,  $V_{S-} = -1.5\text{ V}$ ,  $G = 10\text{ dB}$ ,  $CM = \text{open}$ ,  $V_O = 1\text{ V}_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential,  $T_A = +25^\circ\text{C}$ , single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS	TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT
<b>AC PERFORMANCE</b>						
Small-signal bandwidth	$G = 6\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$	C		1.9		GHz
	$G = 10\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			1.6		GHz
	$G = 14\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			625		MHz
	$G = 20\text{ dB}$ , $V_O = 100\text{ mV}_{PP}$			260		MHz
Gain-bandwidth product	$G = 20\text{ dB}$			3		GHz
Bandwidth for 0.1-dB flatness	$G = 10\text{ dB}$ , $V_O = 1\text{ V}_{PP}$			400		MHz
Large-signal bandwidth	$G = 10\text{ dB}$ , $V_O = 1\text{ V}_{PP}$			1.5		GHz
Slew rate (differential)				3500		V/ $\mu\text{s}$
Rise time	2-V step			0.25		ns
Fall time				0.25		
Settling time to 1%				1		
Settling time to 0.1%				10		
2nd-order harmonic distortion	$f = 10\text{ MHz}$			-107		dBc
	$f = 50\text{ MHz}$			-83		
	$f = 100\text{ MHz}$			-60		
3rd-order harmonic distortion	$f = 10\text{ MHz}$			-87		dBc
	$f = 50\text{ MHz}$		-65			
	$f = 100\text{ MHz}$		-54			
2nd-order intermodulation distortion	200-kHz tone spacing, $R_L = 499\ \Omega$	$f_C = 70\text{ MHz}$	-77		dBc	
		$f_C = 140\text{ MHz}$	-54			
3rd-order intermodulation distortion		$f_C = 70\text{ MHz}$	-77			
		$f_C = 140\text{ MHz}$	-62			
2nd-order output intercept point	200-kHz tone spacing $R_L = 100\ \Omega$	$f_C = 70\text{ MHz}$	72		dBm	
		$f_C = 140\text{ MHz}$	52			
3rd-order output intercept point		$f_C = 70\text{ MHz}$	38.5			
		$f_C = 140\text{ MHz}$	30			
1-dB compression point	$f_C = 70\text{ MHz}$		2.2		dBm	
	$f_C = 140\text{ MHz}$		0.25			
Noise figure	50 $\Omega$ system, 10 MHz		17.1		dB	
Input voltage noise	$f > 10\text{ MHz}$		1.9		nV/ $\sqrt{\text{Hz}}$	
Input current noise	$f > 10\text{ MHz}$		2.2		pA/ $\sqrt{\text{Hz}}$	
<b>DC PERFORMANCE</b>						
Open-loop voltage gain ( $A_{OL}$ )			68		dB	
Input offset voltage	$T_A = +25^\circ\text{C}$		1		mV	
Average offset voltage drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		2.6		$\mu\text{V}/^\circ\text{C}$	
Input bias current	$T_A = +25^\circ\text{C}$		6		$\mu\text{A}$	
Average bias current drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		20		nA/ $^\circ\text{C}$	
Input offset current	$T_A = +25^\circ\text{C}$		1.6		$\mu\text{A}$	
Average offset current drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		4		nA/ $^\circ\text{C}$	

(1) Test levels: (A) 100% tested at  $+25^\circ\text{C}$ . Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.



**Electrical Characteristics:  $V_{S+} - V_{S-} = 3\text{ V}$  (continued)**

Test conditions at  $V_{S+} = +1.5\text{ V}$ ,  $V_{S-} = -1.5\text{ V}$ ,  $G = 10\text{ dB}$ ,  $CM = \text{open}$ ,  $V_O = 1\text{ V}_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential,  $T_A = +25^\circ\text{C}$ , single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

PARAMETER	TEST CONDITIONS		TEST LEVEL <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
<b>INPUT</b>								
Common-mode input range high			B	0.4		V		
Common-mode input range low				-0.4				
Common-mode rejection ratio				80			dB	
Differential input impedance			C	1.3    1.8		M $\Omega$    pF		
Common-mode input impedance			C	1.0    2.3		M $\Omega$    pF		
<b>OUTPUT</b>								
Maximum output voltage high	Each output with 100 $\Omega$ to midsupply	$T_A = +25^\circ\text{C}$	C	0.45		V		
Minimum output voltage low		$T_A = +25^\circ\text{C}$		-0.45		V		
Differential output voltage swing				1.8		V		
Differential output current drive	$R_L = 10\ \Omega$			50		mA		
Output balance error	$V_O = 100\text{ mV}$ , $f = 1\text{ MHz}$			-49		dB		
Closed-loop output impedance	$f = 1\text{ MHz}$			0.3		$\Omega$		
<b>OUTPUT COMMON-MODE VOLTAGE CONTROL</b>								
Small-signal bandwidth			C	570		MHz		
Slew rate				60		V/ $\mu\text{s}$		
Gain				1		V/V		
Output common-mode offset from CM input	1.25 V < CM < 3.5 V			4		mV		
CM input bias current	1.25 V < CM < 3.5 V			$\pm 40$		$\mu\text{A}$		
CM input voltage high				1.5		V		
CM input voltage low				-1.5				
CM input impedance				20    1		k $\Omega$    pF		
CM default voltage				0		V		
<b>POWER SUPPLY</b>								
Specified operating voltage			C	3		V		
Quiescent current	$T_A = +25^\circ\text{C}$		A	34.8		mA		
Power-supply rejection ( $\pm\text{PSRR}$ )			C	70		dB		
<b>POWER-DOWN Referenced to <math>V_{S-}</math></b>								
Enable voltage threshold	Assured on above $2.1\text{ V} + V_{S-}$		C	$> 2.1 + V_{S-}$		V		
Disable voltage threshold	Assured off below $0.7\text{ V} + V_{S-}$			$< 0.7 + V_{S-}$		V		
Power-down quiescent current				0.46		mA		
Input bias current	$\overline{PD} = V_{S-}$			65		$\mu\text{A}$		
Input impedance				50    2		k $\Omega$    pF		
Turnon time delay	Measured to output on			100		ns		
Turnoff time delay	Measured to output off			10		$\mu\text{s}$		

**7.7 Dissipation Ratings**

PACKAGE	$\theta_{JC}$	$\theta_{JA}$	POWER RATING	
			$T_A \leq +25^\circ\text{C}$	$T_A = +85^\circ\text{C}$
RGT (16)	2.4°C/W	39.5°C/W	2.3 W	225 mW

## 7.8 Typical Characteristics

### 7.8.1 Typical Characteristics: $V_{S+} - V_{S-} = 5\text{ V}$

Test conditions at  $V_{S+} = +2.5\text{ V}$ ,  $V_{S-} = -2.5\text{ V}$ , CM = open,  $V_{OD} = 2\text{ V}_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.







**Table 1. Table of Graphs**


		FIGURE
Small-Signal Frequency Response		<a href="#">Figure 1</a>
Large-Signal Frequency Response		<a href="#">Figure 2</a>
Harmonic Distortion	HD <sub>2</sub> , G = 6 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 3</a>
	HD <sub>3</sub> , G = 6 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 4</a>
	HD <sub>2</sub> , G = 10 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 5</a>
	HD <sub>3</sub> , G = 10 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 6</a>
	HD <sub>2</sub> , G = 14 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 7</a>
	HD <sub>3</sub> , G = 14 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 8</a>
	HD <sub>2</sub> , G = 10 dB	vs Output Voltage <a href="#">Figure 9</a>
	HD <sub>3</sub> , G = 10 dB	vs Output Voltage <a href="#">Figure 10</a>
	HD <sub>2</sub> , G = 10 dB	vs Common-Mode Input Voltage <a href="#">Figure 11</a>
	HD <sub>3</sub> , G = 10 dB	vs Common-Mode Input Voltage <a href="#">Figure 12</a>
Intermodulation Distortion	IMD <sub>2</sub> , G = 6 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 13</a>
	IMD <sub>3</sub> , G = 6 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 14</a>
	IMD <sub>2</sub> , G = 10 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 15</a>
	IMD <sub>3</sub> , G = 10 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 16</a>
	IMD <sub>2</sub> , G = 14 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 17</a>
	IMD <sub>3</sub> , G = 14 dB, V <sub>OD</sub> = 2 V <sub>PP</sub>	vs Frequency <a href="#">Figure 18</a>
Output Intercept Point	OIP <sub>2</sub>	vs Frequency <a href="#">Figure 19</a>
	OIP <sub>3</sub>	vs Frequency <a href="#">Figure 20</a>
0.1-dB Flatness		<a href="#">Figure 21</a>
S-Parameters		vs Frequency <a href="#">Figure 22</a>
Transition Rate		vs Output Voltage <a href="#">Figure 23</a>
Transient Response		<a href="#">Figure 24</a>
Settling Time		<a href="#">Figure 25</a>
Rejection Ratio		vs Frequency <a href="#">Figure 26</a>
Output Impedance		vs Frequency <a href="#">Figure 27</a>
Overdrive Recovery		<a href="#">Figure 28</a>
Output Voltage Swing		vs Load Resistance <a href="#">Figure 29</a>
Turnoff Time		<a href="#">Figure 30</a>
Turnon Time		<a href="#">Figure 31</a>
Input Offset Voltage		vs Input Common-Mode Voltage <a href="#">Figure 32</a>
Open-Loop Gain		vs Frequency <a href="#">Figure 33</a>
Input-Referred Noise		vs Frequency <a href="#">Figure 34</a>
Noise Figure		vs Frequency <a href="#">Figure 35</a>
Quiescent Current		vs Supply Voltage <a href="#">Figure 36</a>
Power-Supply Current		vs Supply Voltage in Power-Down Mode <a href="#">Figure 37</a>
Output Balance Error		vs Frequency <a href="#">Figure 38</a>
CM Input Impedance		vs Frequency <a href="#">Figure 39</a>
CM Small-Signal Frequency Response		<a href="#">Figure 40</a>
CM Input Bias Current		vs CM Input Voltage <a href="#">Figure 41</a>
Differential Output Offset Voltage		vs CM Input Voltage <a href="#">Figure 42</a>

Typical Characteristics:  $V_{S+} - V_{S-} = 5\text{ V}$  (continued)


Table 1. Table of Graphs (continued)

		FIGURE
Output Common-Mode Offset	vs CM Input Voltage	Figure 43







**Figure 7. HD<sub>2</sub> vs Frequency**




**Figure 8. HD<sub>3</sub> vs Frequency**




**Figure 9. HD<sub>2</sub> vs Output Voltage**



**Figure 10. HD<sub>3</sub> vs Output Voltage**



**Figure 11. HD<sub>2</sub> vs Common-Mode Output Voltage**



**Figure 12. HD<sub>3</sub> vs Common-Mode Output Voltage**




Figure 13.  $IMD_2$  vs Frequency




Figure 14.  $IMD_3$  vs Frequency




Figure 15.  $IMD_2$  vs Frequency




Figure 16.  $IMD_3$  vs Frequency




Figure 17.  $IMD_2$  vs Frequency




Figure 18.  $IMD_3$  vs Frequency




Figure 19. OIP<sub>2</sub> vs Frequency




Figure 20. OIP<sub>3</sub> vs Frequency




Figure 21. 0.1-dB Flatness




Figure 22. S-Parameters vs Frequency




Figure 23. Transition Rate vs Output Voltage




Figure 24. Transient Response




Figure 25. Settling Time




Figure 26. Rejection Ratio vs Frequency




Figure 27. Output Impedance vs Frequency




Figure 28. Overdrive Recovery




Figure 29. Output Voltage Swing vs Load Resistance




Figure 30. Turnoff Time




Figure 31. Turnon Time




Figure 32. Input Offset Voltage vs Input Common-Mode Voltage




Figure 33. Open-Loop Gain and Phase vs Frequency




Figure 34. Input-Referred Noise vs Frequency




Figure 35. Noise Figure vs Frequency




Figure 36. Quiescent Current vs Supply Voltage






Figure 37. Power-Supply Current vs Supply Voltage in Power-Down Mode




Figure 38. Output Balance Error vs Frequency




Figure 39. CM Input Impedance vs Frequency




Figure 40. CM Small-Signal Frequency Response




Figure 41. CM Input Bias Current vs CM Input Voltage




Figure 42. Differential Output Offset Voltage vs CM Input Voltage




Figure 43. Output Common-Mode Offset vs CM Input Voltage

### 7.8.2 Typical Characteristics: $V_{S+} - V_{S-} = 3\text{ V}$

Test conditions at  $V_{S+} = +1.5\text{ V}$ ,  $V_{S-} = -1.5\text{ V}$ , CM = open,  $V_{OD} = 1\text{ V}_{PP}$ ,  $R_F = 349\ \Omega$ ,  $R_L = 200\text{-}\Omega$  differential,  $G = 10\text{ dB}$ , single-ended input, and input and output referenced to midrail, unless otherwise noted.

Table 2. Table of Graphs

			FIGURE
Small-Signal Frequency Response			<a href="#">Figure 44</a>
Large-Signal Frequency Response			<a href="#">Figure 45</a>
Harmonic Distortion	HD <sub>2</sub> , G = 6 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 46</a>
	HD <sub>3</sub> , G = 6 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 47</a>
	HD <sub>2</sub> , G = 10 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 48</a>
	HD <sub>3</sub> , G = 10 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 49</a>
	HD <sub>2</sub> , G = 14 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 50</a>
	HD <sub>3</sub> , G = 14 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 51</a>
Intermodulation Distortion	IMD <sub>2</sub> , G = 6 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 52</a>
	IMD <sub>3</sub> , G = 6 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 53</a>
	IMD <sub>2</sub> , G = 10 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 54</a>
	IMD <sub>3</sub> , G = 10 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 55</a>
	IMD <sub>2</sub> , G = 14 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 56</a>
	IMD <sub>3</sub> , G = 14 dB, V <sub>OD</sub> = 1 V <sub>PP</sub>	vs Frequency	<a href="#">Figure 57</a>
Output Intercept Point	OIP <sub>2</sub>	vs Frequency	<a href="#">Figure 58</a>
	OIP <sub>3</sub>	vs Frequency	<a href="#">Figure 59</a>
0.1 dB Flatness			<a href="#">Figure 60</a>
S-Parameters		vs Frequency	<a href="#">Figure 61</a>
Transition Rate		vs Output Voltage	<a href="#">Figure 62</a>
Transient Response			<a href="#">Figure 63</a>
Settling Time			<a href="#">Figure 64</a>
Output Voltage Swing		vs Load Resistance	<a href="#">Figure 65</a>
Rejection Ratio		vs Frequency	<a href="#">Figure 66</a>
Overdrive Recovery			<a href="#">Figure 67</a>
Output Impedance		vs Frequency	<a href="#">Figure 68</a>
Turnoff Time			<a href="#">Figure 69</a>
Turnon Time			<a href="#">Figure 70</a>
Output Balance Error		vs Frequency	<a href="#">Figure 71</a>
Noise Figure		vs Frequency	<a href="#">Figure 72</a>
CM Input Impedance		vs Frequency	<a href="#">Figure 73</a>

Typical Characteristics:  $V_{S+} - V_{S-} = 3\text{ V}$  (continued)

Table 2. Table of Graphs (continued)

		FIGURE
Differential Output Offset Voltage	vs CM Input Voltage	Figure 74
Output Common-Mode Offset	vs CM Input Voltage	Figure 75




Figure 44. Small-Signal Frequency Response




Figure 45. Large-Signal Frequency Response




Figure 46.  $HD_2$  vs Frequency




Figure 47.  $HD_3$  vs Frequency




Figure 48.  $HD_2$  vs Frequency




Figure 49.  $HD_3$  vs Frequency




Figure 50. HD<sub>2</sub> vs Frequency




Figure 51. HD<sub>3</sub> vs Frequency




Figure 52. IMD<sub>2</sub> vs Frequency




Figure 53. IMD<sub>3</sub> vs Frequency




Figure 54. IMD<sub>2</sub> vs Frequency




Figure 55. IMD<sub>3</sub> vs Frequency




Figure 56.  $IMD_2$  vs Frequency




Figure 57.  $IMD_3$  vs Frequency




Figure 58.  $OIP_2$ , dBm vs Frequency




Figure 59.  $OIP_3$ , dBm vs Frequency




Figure 60. 0.1-dB Flatness




Figure 61. S-Parameters vs Frequency




Figure 62. Transition Rate vs Output Voltage




Figure 63. Transient Response




Figure 64. Settling Time




Figure 65. Output Voltage Swing vs Load Resistance




Figure 66. Rejection Ratio vs Frequency




Figure 67. Overdrive Recovery




Figure 68. Output Impedance vs Frequency




Figure 69. Turnoff Time




Figure 70. Turnon Time




Figure 71. Output Balance Error vs Frequency




Figure 72. Noise Figure vs Frequency






Figure 73. CM Input Impedance vs Frequency



**Figure 74. Differential Output Offset Voltage vs CM Input Voltage**



**Figure 75. Output Common-Mode Offset vs CM Input Voltage**




## 8 Detailed Description

### 8.1 Overview

The THS4509 is a fully differential amplifier with integrated common-mode control designed to provide low distortion amplification to wide bandwidth differential signals. The common-mode feedback circuit sets the output common-mode voltage independent of the input common mode, as well as forcing the  $V+$  and  $V-$  outputs to be equal in magnitude and opposite in phase, even when only one of the inputs is driven as in single to differential conversion.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Test Circuits

The THS4509 is tested with the following test circuits built on the evaluation module (EVM). For simplicity, power-supply decoupling is not shown—see [Layout](#) for recommendations. Depending on the test conditions, component values are changed per [Table 3](#) and [Table 4](#), or as otherwise noted. The signal generators used are AC-coupled,  $50\text{-}\Omega$  sources, and a  $0.22\text{-}\mu\text{F}$  capacitor and  $49.9\text{-}\Omega$  resistor to ground are inserted across  $R_{IT}$  on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single-supply as described in [Typical Applications](#) with no impact on performance.

**Feature Description (continued)**

**Table 3. Gain Component Values**

GAIN	R <sub>F</sub>	R <sub>G</sub>	R <sub>IT</sub>
6 dB	348 Ω	165 Ω	61.9 Ω
10 dB	348 Ω	100 Ω	69.8 Ω
14 dB	348 Ω	56.2 Ω	88.7 Ω
20 dB	348 Ω	16.5 Ω	287 Ω

Note the gain setting includes 50-Ω source impedance. Components are chosen to achieve gain and 50-Ω input termination.

**Table 4. Load Component Values**


R <sub>L</sub>	R <sub>O</sub>	R <sub>OT</sub>	ATTEN.
100 Ω	25 Ω	Open	6 dB
200 Ω	86.6 Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1k Ω	487 Ω	52.3 Ω	31.8 dB

Note the total load includes 50-Ω termination by the test equipment. Components are chosen to achieve load and 50-Ω line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier output is attenuated. The column *Atten* in Table 4 shows the attenuation expected from the resistor divider. When using a transformer at the output as shown in Figure 77, the signal sees slightly more loss, and these numbers are approximate.

**8.3.1.1 Frequency Response**

The circuit shown in Figure 76 is used to measure the frequency response of the circuit.



Copyright © 2016, Texas Instruments Incorporated

**Figure 76. Frequency Response Test Circuit**


A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50 Ω. R<sub>IT</sub> and R<sub>G</sub> are chosen to impedance match to 50 Ω, and to maintain the proper gain. To balance the amplifier, a 0.22-μF capacitor and 49.9-Ω resistor to ground are inserted across R<sub>IT</sub> on the alternate input.

The output is probed using a high-impedance differential probe across the 100-Ω resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.

**8.3.1.2 Distortion and 1-dB Compression**

The circuit shown in Figure 77 is used to measure harmonic distortion, intermodulation distortion, and 1-dB compression point of the amplifier.

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 77. Distortion Test Circuit

A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50 Ω.  $R_{IT}$  and  $R_G$  are chosen to impedance-match to 50 Ω, and to maintain the proper gain. To balance the amplifier, a 0.22-μF capacitor and 49.9-Ω resistor to ground are inserted across  $R_{IT}$  on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a high-pass filter is inserted at the output to reduce the fundamental so that it does not generate distortion in the input of the spectrum analyzer.


The transformer used in the output to convert the signal from differential to single-ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.

The 1-dB compression point is measured with a spectrum analyzer with 50-Ω double termination or 100-Ω termination; see Table 4. The input power is increased until the output is 1 dB lower than expected. The number reported in the table data is the power delivered to the spectrum analyzer input. Add 3 dB to refer to the amplifier output.

8.3.1.3 S-Parameter, Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, Turnon, and Turnoff Time

The circuit shown in Figure 78 is used to measure s-parameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, turnon, and turnoff times of the amplifier. For output impedance, the signal is injected at  $V_{OUT}$  with  $V_{IN}$  left open and the drop across the 49.9-Ω resistor is used to calculate the impedance seen looking into the amplifier output.

Because  $S_{21}$  is measured single-ended at the load with 50-Ω double termination, add 12 dB to refer to the amplifier output as a differential signal.




Copyright © 2016, Texas Instruments Incorporated

Figure 78. S-Parameter, SR, Transient Response, Settling Time,  $Z_O$ , Overdrive Recovery,  $V_{OUT}$  Swing, Turnon, and Turnoff Test Circuit

## Feature Description (continued)

### 8.3.1.4 CM Input

The circuit shown in Figure 79 is used to measure the frequency response and input impedance of the CM input. Frequency response is measured single-ended at  $V_{OUT+}$  or  $V_{OUT-}$  with the input injected at  $V_{IN}$ ,  $R_{CM} = 0 \Omega$ , and  $R_{CMT} = 49.9 \Omega$ . The input impedance is measured with  $R_{CM} = 49.9 \Omega$  with  $R_{CMT} = \text{open}$ , and calculated by measuring the voltage drop across  $R_{CM}$  to determine the input current.




Copyright © 2016, Texas Instruments Incorporated

**Figure 79. CM Input Test Circuit**

### 8.3.1.5 CMRR and PSRR

The circuit shown in Figure 80 is used to measure the CMRR and PSRR of  $V_{S+}$  and  $V_{S-}$ . The input is switched appropriately to match the test being performed.



Copyright © 2016, Texas Instruments Incorporated

**Figure 80. CMRR and PSRR Test Circuit**

## 8.4 Device Functional Modes

The THS4509 has one main functional mode with two variants. The amplifier functions as either a differential to differential or a single-ended to differential amplifier. In either of these modes the amplifier output operating point (common-mode voltage) is set independently by the CM pin.

The THS4509 also features a power-down state for reduced power consumption when the amplifier is not required to be operational.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The THS4509 is a fully-configurable, differential operational amplifier. The closed-loop gain is set by external resistors. Many performance metrics are set by the matching of these external resistors, so 0.1% or better tolerance resistors are recommended.

The amplifier output common-mode voltage is set by the CM pin. From the CM pin to the amplifier outputs there is a fixed gain of 1 V/V so that the amplifier output voltage is identical to the voltage applied to the CM pin. This pin must be driven by a low impedance reference and must also be bypassed to ground using a 0.1- $\mu$ F ceramic, low ESR resistor. The ideal common-mode voltage is equal to the voltage that is midway between the positive and negative supply voltages.

The THS4509 can be operated from either single or split power supplies with a range of 3 V to 5 V of total supply voltage. When selecting a power supply voltage, make sure to provide adequate margin for input and output voltage levels. In many cases, split supplies are the best option. It is not necessary to have power supply voltages symmetrical around ground. For example,  $-1$  V and  $+4$  V is a valid power supply configuration.


### 9.2 Typical Applications

The following circuits show application information for the THS4509. For simplicity, power-supply decoupling capacitors are not shown in these diagrams. See the [Layout](#) section for recommendations. For more detail on the use and operation of fully-differential op amps refer to the application report, [Fully-Differential Amplifiers](#) (SLOA054).

#### 9.2.1 Differential Input to Differential Output Amplifier

The THS4509 is a fully-differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in [Figure 81](#) (CM input not shown). The gain of the circuit is set by  $R_F$  divided by  $R_G$ .

Depending on the source and load, input and output termination can be accomplished by adding  $R_{IT}$  and  $R_O$ .



Copyright © 2016, Texas Instruments Incorporated

**Figure 81. Differential Input to Differential-Output Amplifier**

#### 9.2.1.1 Design Requirements

The following sections detail how to determine if your design meets these requirements.

## Typical Applications (continued)

The main design requirements for the THS4509 are the input common mode, the output swing voltage. Other design requirements are signal linearity and accuracy. With flexible supply voltage ranges and externally configurable resistors the THS4509 can be configured to meet many design requirements.

Table 5 lists the design parameters of this example.

**Table 5. Design Parameters**

PARAMETER	EXAMPLE VALUE
Gain	6 dB
Output swing	2 V <sub>pp</sub>
Harmonic distortion	>75 dBc
Load resistance	100 Ω

### 9.2.1.2 Detailed Design Procedure

The first parameter is gain. Gain is set by external resistors as shown in Table 3. With a gain of 6 dB, the appropriate resistor values are 348 Ω for R<sub>F</sub> and 165 Ω for R<sub>G</sub> and 61.9 Ω for the termination resistor. These resistor values are for a 50-Ω source. The desired output swing of 2 V<sub>pp</sub> and distortion of –75 dBc means that a supply voltage of 5 V is required. Further design details are covered in this section.

#### 9.2.1.2.1 Input Common-Mode Voltage Range

The input common-mode voltage of a fully-differential op amp is the voltage at the + and – input pins of the op amp.

It is important to not violate the input common-mode voltage range (V<sub>ICR</sub>) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin determines the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left( V_{OUT+} \times \frac{R_G}{R_G + R_F} \right) + \left( V_{IN-} \times \frac{R_F}{R_G + R_F} \right) \quad (1)$$

To determine the V<sub>ICR</sub> of the op amp, the voltage at the negative input is evaluated at the extremes of V<sub>OUT+</sub>.

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

#### 9.2.1.2.2 Setting the Output Common-Mode Voltage

The output common-mode voltage is set by the voltage at the CM pin(s). The internal common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typical) from the set voltage, when set within 0.5 V of midsupply, with less than 4-mV differential offset voltage. If left unconnected, the common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source. Figure 82 is representative of the CM input. The internal CM circuit has about 700 MHz of –3-dB bandwidth, which is required for best performance, but it is intended to be a DC bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$

where

- V<sub>CM</sub> is the voltage applied to the CM pin (2)




Figure 82. CM Input Circuit


### 9.2.1.2.3 Single-Supply Operation (3 V to 5 V)

To facilitate testing with common lab equipment, the THS4509 EVM allows split-supply operation, and the characterization data presented in this data sheet were taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 83, Figure 84, and Figure 85 show DC and AC-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to midsupply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 83, the source is referenced to the same voltage as the CM pin ( $V_{CM}$ ).  $V_{CM}$  is set by the internal circuit to midsupply.  $R_T$  along with the input impedance of the amplifier circuit provides input termination, which is also referenced to  $V_{CM}$ .

#### NOTE

$R_S$  and  $R_T$  are added to the alternate input from the signal input to balance the amplifier. Alternately, one resistor can be used equal to the combined value  $R_{G+} R_S \parallel R_T$  on this input. This is also true of the circuits shown in Figure 84 and Figure 85.




Copyright © 2016, Texas Instruments Incorporated

Figure 83. THS4509 DC-Coupled Single-Supply With Input Biased to  $V_{CM}$

In Figure 84 the source is referenced to ground and so is the input termination resistor.  $R_{PU}$  is added to the circuit to avoid violating the  $V_{ICR}$  of the op amp. The proper value of resistor to add can be calculated from Equation 3:

$$R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left( \frac{1}{R_F} \right) - V_{IC} \left( \frac{1}{R_{IN}} + \frac{1}{R_F} \right)} \quad (3)$$



Copyright © 2016, Texas Instruments Incorporated

**Figure 84. THS4509 DC-Coupled Single-Supply With  $R_{PU}$  Used to Set  $V_{IC}$** 

$V_{IC}$  is the desired input common-mode voltage,  $V_{CM} = CM$ , and  $R_{IN} = R_G + R_S \parallel R_T$ . To set to midsupply, make the value of  $R_{PU} = R_G + R_S \parallel R_T$ .

Table 6 is a modification of Table 3 to add the proper values with  $R_{PU}$  assuming a 50- $\Omega$  source impedance and setting the input and output common-mode voltage to midsupply.


**Table 6.  $R_{PU}$  Values for Various Gains**

GAIN	$R_F$	$R_G$	$R_{IT}$	$R_{PU}$
6 dB	348 $\Omega$	169 $\Omega$	64.9 $\Omega$	200 $\Omega$
10 dB	348 $\Omega$	102 $\Omega$	78.7 $\Omega$	133 $\Omega$
14 dB	348 $\Omega$	61.9 $\Omega$	115 $\Omega$	97.6 $\Omega$
20 dB	348 $\Omega$	40.2 $\Omega$	221 $\Omega$	80.6 $\Omega$

There are two drawbacks to this configuration. One is that it requires additional current from the power supply. Using the values shown for a gain of 10 dB requires 37 mA more current with 5-V supply, and 22-mA more current with 3-V supply.

The other drawback is that this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.5.


Figure 85 shows AC coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self-bias both input and output to midsupply.


**Figure 85. THS4509 AC-Coupled Single-Supply**



9.2.1.2.4 THS4509 and ADS5500 Combined Performance

The THS4509 is designed to be a high-performance drive amplifier for high-performance data converters like the ADS5500 14-bit 125-MSPS ADC. Figure 86 shows a circuit combining the two devices, and Figure 87 shows the combined SNR and SFDR performance versus frequency with  $-1$ -dBFS input signal level sampling at 125 MSPS. The THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5500. The 100- $\Omega$  resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5500 inputs along with the input capacitance of the ADS5500 limit the bandwidth of the signal to 115 MHz ( $-3$  dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled 50- $\Omega$  source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source. Input termination is accomplished through the 69.8- $\Omega$  resistor and 0.22- $\mu$ F capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22- $\mu$ F capacitor and 49.9- $\Omega$  resistor is inserted to ground across the 69.8- $\Omega$  resistor and 0.22- $\mu$ F capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348- $\Omega$  feedback resistor. Refer to Table 6 for component values to set proper 50- $\Omega$  termination for other common gains. A split power supply of +4 V and  $-1$  V is used to set the input and output common-mode voltages to approximately midsupply while setting the input common-mode of the ADS5500 to the recommended +1.55 V. This configuration maintains maximum headroom on the internal transistors of the THS4509 to insure optimum performance.



Copyright © 2016, Texas Instruments Incorporated

Figure 86. THS4509 and ADS5500 Circuit





Figure 87. THS4509 and ADS5500 SFDR and SNR Performance vs Frequency

Figure 88 shows the two-tone FFT of the THS4509 and ADS5500 circuit with 65-MHz and 70-MHz input frequencies. The SFDR is 90 dBc.



**Figure 88. THS4509 and ADS5500 2-Tone FFT With 65-MHz and 70-MHz Inputs**


**9.2.1.2.5 THS4509 and ADS5424 Combined Performance**

Figure 89 shows the THS4509 driving the ADS5424 ADC, and Figure 90 shows the combined SNR and SFDR performance versus frequency with  $-1$ -dBFS input signal level and sampling at 80 MSPS.

As before, the THS4509 amplifier provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424. Input termination and circuit testing is the same as described above for the THS4509 and ADS5500 circuit.

The 225- $\Omega$  resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100MHz ( $-3$  dB).

Because the ADS5424 recommended input common-mode voltage is 2.4 V, the THS4509 is operated from a single power-supply input with  $V_{S+} = 5$  V and  $V_{S-} = 0$  V (ground).



Copyright © 2016, Texas Instruments Incorporated

**Figure 89. THS4509 and ADS5424 Circuit**

### 9.2.1.3 Application Curve





Figure 90. THS4509 and ADS5424 SFDR and SNR Performance vs Frequency

### 9.2.2 Single-Ended Input to Differential Output Amplifier

The THS4509 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 91 (CM input not shown). The gain of the circuit is again set by  $R_F$  divided by  $R_G$ .



Copyright © 2016, Texas Instruments Incorporated

Figure 91. Single-Ended Input to Differential Output Amplifier

## 10 Power Supply Recommendations

The THS4509 can accommodate supply voltages from 3 V to 5 V, either single supply or split supply. Unless the application calls for AC coupling and a very small signal the 5-V supply option must be chosen. In many cases, split supplies are necessary because it is important to have the output common-mode voltage set very close to the midsupply voltage. For example, when driving an ADC with an input common-mode voltage of 1 V the ideal power supply voltage would be +3.5 V and -1.5 V.

Power supply decoupling capacitors must be placed within 2 mm of the amplifier power supply pins. These capacitors must be very low ESR and must have a self resonant frequency above 200 MHz.

## 11 Layout

### 11.1 Layout Guidelines

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible.

#### 11.1.1 General Guidelines

1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
2. The feedback path should be short and direct; avoid vias.
3. Ground or power planes should be removed from directly under the amplifier input and output pins.
4. An output resistor is recommended on each output, as near to the output pin as possible.
5. Two 10- $\mu$ F and two 0.1- $\mu$ F power-supply decoupling capacitors must be placed as near to the power-supply pins as possible.
6. Two 0.1- $\mu$ F capacitors must be placed between the CM input pins and ground. This configuration limits noise coupled into the pins. One each must be placed to ground near pin 4 and pin 9.
7. TI recommends splitting the ground panel on layer 2 (L2) as shown below and to use a solid ground on layer 3 (L3). A single-point connection must be used between each split section on L2 and L3.
8. A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This configuration must be applied to the input gain resistors if termination is not used.
9. The THS4509 recommended PCB footprint is shown in [Figure 92](#).

#### 11.1.2 PowerPAD PCB Layout Considerations

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach:

1. Prepare the PCB with a top side etch pattern as shown in [Figure 92](#). There must be etch for the leads as well as etch for the thermal pad.
2. Place five holes in the area of the thermal pad. The holes must be 13 mils (0.013 in, 0.33 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
4. Connect all holes to the internal ground plane.
5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC PowerPAD package should make the connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.
6. The top-side solder mask must leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This process results in a part that is properly installed.

Layout Guidelines (continued)





Figure 92. PowerPAD PCB Etch and Via Pattern

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer must never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.


The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device,  $\theta_{JA}$  decreases and the heat dissipation capability increases. For a single package, the sum of the RMS output currents and voltages must be used to choose the proper package.

11.2 Layout Example

Figure 93 is the THS4509 EVAL1 EVM schematic; layers 1 through 4 of the PCB are shown Figure 94.



**Figure 93. THS4509 EVAL1 EVM Schematic**



**Figure 94. THS4509 EVAL1 EVM Layer 1 Through Layer 4**

### 11.3 PowerPAD™ Design Considerations

The THS4509 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted (see [Figure 95a](#) and [Figure 95b](#)). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see [Figure 95c](#)). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

## PowerPAD™ Design Considerations (continued)


### NOTE

The THS4509 has no electrical connection between the PowerPAD and circuitry on the die. Connecting the PowerPAD to any potential voltage between  $V_{S+}$  and  $V_{S-}$  is acceptable. It is most important that it be connected for maximum heat dissipation.

The PowerPAD package allows both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface-mount with the previously awkward mechanical methods of heatsinking.



**Figure 95. Views of Thermally-Enhanced Package**

## 12 Device and Documentation Support

### 12.1 Device Support

For THS4509 device support, see the following:

- [ADS5500](#)
- [ADS5424](#)
- [THS4509EVM Evaluation Module](#)

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation, see the following:

[Fully-Differential Amplifiers](#) (SLOA054)

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS4509RGTR	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	<a href="#">Samples</a>
THS4509RGTRG4	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	<a href="#">Samples</a>
THS4509RGTT	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	<a href="#">Samples</a>
THS4509RGTTG4	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF THS4509 :**

- Automotive: [THS4509-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4509RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THS4509RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4509RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
THS4509RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

**RGT 16**

**GENERIC PACKAGE VIEW**



**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203495/1



4219032/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Reference JEDEC registration MO-220

# EXAMPLE BOARD LAYOUT


RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4219032/A 02/2017

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:  
86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4219032/A 02/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.